IDT88P8341 Integrated Device Technology, IDT88P8341 Datasheet - Page 41

• Manufacturer Part Number: IDT88P8341
• Description: Spi Exchange Spi-3 To Spi-4
• Manufacturer: Integrated Device Technology

tables are configured. Do not change the SPI-4 calendar tables once they are
configured. In LVDS status mode, ensure that the value of (CAL_LEN+1) *
(M+1) is at least 4.
configuration register (0x00), Table 104, SPI-4 egress configuration register_0
(Register_offset 0x00), and Table 105, SPI-4 egress configuration register_1
(Register_offset 0x01) must be configured before enabling the SPI-4 physical
interface. Once the SPI-4 interface is enabled, the SPI-4 interface configuration
registers can not be changed unless the chip is reset. Individual LIDs can still
be enabled or disabled, within the bounds set by NR_LID.
descriptor table (Block_base 0x1200) must be configured before enabling the
SPI-3 physical interface. Once the SPI-3 interface is enabled, Table 80, SPI-
3 egress port descriptor table (64 entries) can not be changed unless the chip
is reset. Individual LIDs can still be enabled or disabled without a chip reset,
within the bounds set by NR_LID.
82, SPI-4 ingress LP to LID map (256 entries, one per LP) and Table 101, SPI-
4 egress LID to LP map (256 entries).
46, SPI-3 ingress LP to LID map and Table 54, SPI-3 egress LID to LP map.
IDT88P8341 SPI EXCHANGE SPI-3 TO SPI-4
2) Configure the clock generator as follows:
3) Load status channel firmware. See section 8.2.5 for details.
4) Configure all PFPs as follows:
5) Configure the Table 54- SPI-3 egress LID to LP map.
6) Configure the Table 49 - SPI-3 ingress LP to LID map.
7) The SPI-4 Calendar tables must be configured before the SPI-4 mapping
8) Configure the Table 101, SPI-4 egress LID to LP map (256 entries).
9) Configure the Table 86, SPI-4 ingress LP to LID (256 entries, one per LP).
10) Configure the SPI-4 physical interface. The Table 89, SPI-4 ingress
11) Configure the SPI-3 physical interface. The Table 75, SPI-3 ingress port
12) Enable the SPI-3 physical interface. Set the enable bit per LID in Table
13) Enable the SPI-4 physical interface. Set the enable bit per LID in Table
Note: Sufficient edge transitions on the bus are required to cause a change
a) Configure the value for the MCLK divider, OCLK dividers and
b) Configure the values for I_LOW and E_LOW (refer to Table 89, SPI-
a) The NR_LID fields must be configured first. Do not change the NR_LID
b) There are four sets of port descriptor tables: The Table 73, SPI-4
egress port descriptor table (64 entries), the Table 75, SPI-3 ingress port
descriptor table (Block_base 0x1200), the Table 80, SPI-3 egress port
descriptor table (64 entries), and the Table 82, SPI-4 ingress port
descriptor tables (64 entries). Configure the M (SPI-4 egress),
MAX_BURST_S, MAX_BURST_H, DIRECTION (SPI-4 egress),
FREE_SEGMENT, MAX_BURST, DIRECTION (SPI-3 egress), M
(SPI-4 ingress), FREE_SEGMENT_S, and FREE_SEGMENT_H
parameters of the port descriptor tables for each LID to be activated. The
total buffer segment assignment should not exceed the available buffer
segment pool capacity of 508 segments per PFP.
a) Configure the SPI-4 ingress calendar or calendars (refer to Table 87,
b) Configure the SPI-4 egress calendar or calendars (refer to Table 102,
4 ingress configuration register (0x00) and Table 104, SPI-4
egress configuration register_0 (Register_offset 0x00).
fields once configured after reset. The NR_LID fields are in the Table
76, SPI-3 to SPI-4 PFP register (register_offset 0x00) and the
Table 83, SPI-4 to SPI-3 PFP register (0x00).
SPI-4 ingress calendar_0 (256 entries) and Table 88, SPI-4 ingress
calendar_1 (256 entries)).
SPI-4 egress calendar_0 (256 locations) and Table 103, SPI-4
egress calendar_1 (256 locations)).
Clock generator control register (Register_offset 0x10)).
enables in the Clock Generator Control Register (refer to Table 121,
41
in the TAP value. Therefore, the adjacent device should send training for at
least 100ms in the end of the initialization sequence & before starting to send
data. The bit alignment will select the best tap for each lane.
8.2.2 Logical Port activation and deactivation
Dynamically deactivate a logical port
port descriptor table (64 entries) or Table 80, SPI-3 egress port descriptor table
(64 entries) to “discard”.
Dynamically activate a logical port
8.2.3 Buffer segment modification
Modification of the buffer segment allocation for a LID
is disabled. The amount of buffering available for a LID can be decreased or
it can be increased if more buffer segments are available for use. The procedure
for changing the buffer segment allocation for a LID is outlined as follows:
modification.
for the LID.
modification.
8.2.4 Manual SPI-4 ingress LVDS bit alignment
is outlined. It is recommended to use automatic alignment in most cases.
register (register_offset 0x11). This puts the SPI-4 ingress under manual
control.
alignment in Table 111, SPI-4 ingress lane measure register
(register_offset 0x01), LANE field.
lane measure register (register_offset 0x01), MEASURE_busy field.
counter register (0x02 to 0x0B).
alignment phase/result register (0x0C to 0x1F).
The procedure for deactivating a logical port is outlined as follows:
1) Configure the enable bit of the ingress LP to LID map to “disabled”.
2) Configure the egress data DIRECTION field in Table 73, SPI-4 egress
3) Wait at least 0.1ms for the flush of the remaining data in the queue.
4) Change M to 0 for the LP.
The procedure for activating a logical port is outlined as follows:
1) Make sure the LID is inactive.
2) Configure M for the desired LID.
3) Configure the egress LID to LP map, then enable the LID.
4) Configure the egress data direction for the LID.
5) Configure the ingress LP to LID map, then enable the LP.
The buffer segment allocation can be changed while the corresponding LP
1) Disable the LP corresponding to the LID to undergo buffer segment
2) Discard the fragments, by configuring the DIRECTION field for DISCARD
3) Wait at least 0.1ms for the buffer to empty.
4) Change M to 0 for the LID.
5) Configure the new M value for the LID.
6) Configure the DIRECTION field for the LID to restore data flow.
7) Enable the LP corresponding to the LID that underwent buffer segment
The procedure for manually adjusting the SPI-4 ingress LVDS bit alignment
1) Configure the FORCE bit from Table 99, SPI-4 ingress bit alignment control
2) Configure the SPI-4 ingress data lane to be measured for clock-data
3) Wait for the eye measurement to complete in Table 111, SPI-4 ingress
4) Read the eye pattern counter in Table 112, SPI-4 ingress bit alignment
5) Calculate the proper value.
6) Configure the appropriate phase tap in Table 113, SPI-4 ingress manual
INDUSTRIAL TEMPERATURE RANGE
APRIL 10, 2006