LM3S317-IQN20-A0T Luminary Micro, Inc., LM3S317-IQN20-A0T Datasheet - Page 85

• Manufacturer Part Number: LM3S317-IQN20-A0T
• Description: Microcontroller
• Manufacturer: Luminary Micro, Inc.

May 4, 2007
Bit/Field
19:17
16:14
13
12
11
PWMDIV
BYPASS
reserved
PWRDN
Name
OEN
Type
R/W
R/W
R/W
R/W
RO
Reset
0x7
0
1
1
1
Preliminary
PLL Power Down
PLL Output Enable
PLL Bypass
Description
PWM Unit Clock Divisor
This field specifies the binary divisor used to predivide the
system clock down for use as the timing reference for the
PWM module. This clock is only power 2 divide and rising
edge is synchronous without phase shift from the system
clock.
Reserved bits return an indeterminate value, and should
never be changed.
This bit connects to the PLL PWRDN input. The reset value
of 1 powers down the PLL. See Table 6-4 on page 87 for
PLL mode control.
This bit specifies whether the PLL output driver is enabled.
If cleared, the driver transmits the PLL clock to the output.
Otherwise, the PLL clock does not oscillate outside the PLL
module.
Note:
Chooses whether the system clock is derived from the PLL
output or the OSC source. If set, the clock that drives the
system is the OSC source. Otherwise, the clock that drives
the system is the PLL output clock divided by the system
divider.
Note:
Value
000
001
010
011
100
101
110
111
Both PWRDN and OEN must be cleared to run the
PLL.
The ADC module must be clocked from the PLL or
directly from a 14-MHz to an 18-MHz clock source
in order to operate properly.
Divisor
/2
/4
/8
/16
/32
/64
/64
/64 (default)
LM3S317 Data Sheet
85