ics9248-64 ETC-unknow, ics9248-64 Datasheet - Page 14

• Manufacturer Part Number: ics9248-64
• Description: Amd-k7 System Clock Chip; 133mhz
• Manufacturer: ETC-unknow

PCI_STOP# Timing Diagram
PCI_STOP# is an asynchronous input to the ICS9248-64. It is used to turn off the PCICLK clocks for low power operation.
PCI_STOP# is synchronized by the ICS9248-64 internally. PCICLK clocks are stopped in a low state and started with a full
high pulse width guaranteed. PCICLK clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK
clock.
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248 device.)
2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized
3. All other clocks continue to run undisturbed.
4. PD# and CPU_STOP# are shown in a high (true) state.
inside the ICS9248.
(Free-running)
CPU_STOP#
PWR_DWN#
PCI_STOP#
(External)
CPUCLK
(Internal)
(Internal)
PCICLK
PCICLK
PCICLK
14
ICS9248-64