cy8c5588pvi-115es0 Cypress Semiconductor Corporation., cy8c5588pvi-115es0 Datasheet - Page 46

no-image

cy8c5588pvi-115es0

Manufacturer Part Number
cy8c5588pvi-115es0
Description
Cy8c55 Family Data Sheet Programmable System-on-chip Psoc?
Manufacturer
Cypress Semiconductor Corporation.
Datasheet
8.1.1 Input and Output Interface
The positive and negative inputs to the comparators come from
the analog global buses, the analog mux line, the analog local
8.0.1 LUT
The CY8C55 family of devices contains four LUTs. The LUT is a
two input, one output lookup table that is driven by any one or
two of the comparators in the chip. The output of any LUT is
routed to the digital system interface of the UDB array. From the
digital system interface of the UDB array, these signals can be
connected to UDBs, DMA controller, I/O, or the interrupt
controller.
The LUT control word written to a register sets the logic function
on the output. The available LUT functions and the associated
control word is shown in
Document Number: 001-44094 Rev. *J
Table 8-1
Routing
Routing
Analog
Analog
From
From
.
comp2
+
comp0
_
+
_
PRELIMINARY
Figure 8-2. Analog Comparator
4
LUT0
4
4
LUT1
4
UDBs
ANAIF
bus and precision reference through multiplexers. The output
from each comparator could be routed to any of the two input
LUTs. The output of that LUT is routed to the UDB DSI.
4
Table 8-1. LUT Function vs. Program Word and Inputs
LUT2
4
PSoC
4
LUT3
Control Word
4
0000b
0001b
0010b
0100b
0101b
1000b
1001b
1010b
0011b
0110b
0111b
1011b
1100b
1101b
1110b
1111b
®
comp1
comp3
5: CY8C55 Family Datasheet
_
_
+
+
Output (A and B are LUT inputs)
Routing
Analog
Routing
From
Analog
From
A AND (NOT B)
(NOT A) AND B
A OR (NOT B)
(NOT A) OR B
FALSE (‘0’)
A XNOR B
A NAND B
TRUE (‘1’)
A NOR B
A AND B
A XOR B
A OR B
NOT B
NOT A
A
B
Page 46 of 102
[+] Feedback
[+] Feedback
[+] Feedback
[+] Feedback

Related parts for cy8c5588pvi-115es0