peb20954 Infineon Technologies Corporation, peb20954 Datasheet - Page 84

no-image

peb20954

Manufacturer Part Number
peb20954
Description
Smart Integrated Digital Echo Canceller Sidec
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb20954HT
Manufacturer:
MITSUMI
Quantity:
510
Part Number:
peb20954HT-V1.1
Manufacturer:
SIEMENS
Quantity:
16
Part Number:
peb20954HTV1.1
Manufacturer:
INFINEON
Quantity:
1 831
Part Number:
peb20954HV1.3
Manufacturer:
INFINEON
Quantity:
1 831
Preliminary Data Sheet
Note: In 128 ms mode the DIS-Bit and the FX-Bit are only evaluated in the 16 processed
channels.
UCCMFR[4:0] (Addr.: 61H): UCC Multiframe Alignment, write protected,
Reset value = 00H
UCCMFR[4:0]
UCCFRS[6:0] (Addr.: 62H): Selection of the special UCC Frame FRS,
write protected, Reset value = 00H
NOFRS
128FRSEN
-
-
NOFRS
-
’0’: normal operation
Denotes the UCC frame number for the next complete UCC frame
(beginning with bit 7, phase 0, channel 0) after the first detection of
an active SYNCI impulse with the falling edge of SCLKI (UCC frame
alignment is configured by register UCCALIGN). For explanation
see also Figure 25 and Figure 26.
’1’: The UCC frame corresponding to the value in UCCFRS[4:0] is not
’0’: The UCC frame corresponding to the value in UCCFRS[4:0] is
’1’: enables the output of all frames at UCCO and the activation of
the performance of the software and is unpredictable!
handled as the special UCC frame containing global SIDEC
information but as a frame that contains channel individual
information (like the other UCC frames)
handled as the special UCC frame that contains global SIDEC
related (not channel individual) information.
Note: If this setting is configured, the PCM channel that
corresponds to the value in UCCFRS[4:0] can not individually be
controlled directly via UCC and is considered as a PCM channel
containing no payload data. The DIS-Bit and the FX-Bit are not
evaluated for this channel and set inactive. It is the responsibility
of the software to disable the Echo Canceller and Law conversion
function via the channel individual control registers CHCTR* in
order to enable the transparent (64-clear) mode for this channel.
TUCCO for all frames in 128 ms mode even if the number
does not correspond to one of the 16 processed channels.*
128FRS
EN
-
MFR[4]
FRS[4]
UCC
UCC
84
MFR[3]
FRS[3]
UCC
UCC
MFR[2]
FRS[2]
UCC
UCC
Register Description
MFR[1]
FRS[1]
UCC
UCC
PEB 20954
PEF 20954
MFR[0]
FRS[0]
UCC
UCC
04.99

Related parts for peb20954