peb20954 Infineon Technologies Corporation, peb20954 Datasheet - Page 98
peb20954
Manufacturer Part Number
peb20954
Description
Smart Integrated Digital Echo Canceller Sidec
Manufacturer
Infineon Technologies Corporation
Datasheet
1.PEB20954.pdf
(132 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
peb20954HT
Manufacturer:
MITSUMI
Quantity:
510
Company:
Part Number:
peb20954HT-V1.1
Manufacturer:
SIEMENS
Quantity:
16
Company:
Part Number:
peb20954HTV1.1
Manufacturer:
INFINEON
Quantity:
1 831
Company:
Part Number:
peb20954HV1.3
Manufacturer:
INFINEON
Quantity:
1 831
Preliminary Data Sheet
FSLIPIV[4:0]
RIALIGN[7:0] ( Addr.: 0DH): Receive input frame alignment, write protected,
Reset value = 00H.
RIALIGN[7:0]
SIALIGN[7:0] (Addr.: 0EH): Send input frame alignment, write protected,
Reset value = 00H.
SIALIGN[7:0]
SOALIGN[7:0] (Addr.: 0FH): Send output frame alignment, write protected,
Reset value = 00H.
SOALIGN[7:0]
ALIGN[7]
ALIGN[7]
ALIGN[7]
SO
RI
SI
ALIGN[6]
ALIGN[6]
ALIGN[6]
SO
RI
SI
Determines the safety interval around the SYNCO pulse, which
represents the minimum allowed distance between SYNCO and
RFSPN or RFSPF in 2 s steps. If the distance between RFSPN/F
and SYNCO becomes smaller than FSLIPIV[4:0] * 2 s, SYNCO will
jump to the optimal distance of 62.5 s with respect to RFSPN/F
(frame slip). The default value is "01000".
Determines the valid frame bit of the receive input PCM frame
(starting with bit 7 channel 0) at the first falling SCLKI edge, with
which an active SYNCI impulse is detected. (00H = bit 7, channel 0;
FFH = bit 0, channel 31). For explanation see Figure 19.
Determines the valid frame bit of the send input PCM frame (starting
with bit 7 channel 0) at the first falling SCLKI edge, with which an
active SYNCI impulse is detected. (00H = bit 7, channel 0; FFH = bit
0, channel 31). For explanation see Figure 19.
Determines the valid frame bit of the send output PCM frame
(starting with bit 7 channel 0) at the first falling SCLKI edge, with
which an active SYNCI impulse is detected. (00H = bit 7, channel 0;
FFH = bit 0, channel 31). For explanation see Figure 19.
ALIGN[5]
ALIGN[5]
ALIGN[5]
SO
RI
SI
ALIGN[4]
ALIGN[4]
ALIGN[4]
SO
RI
SI
98
ALIGN[3]
ALIGN[3]
ALIGN[3]
SO
RI
SI
ALIGN[2]
ALIGN[2]
ALIGN[2]
SO
RI
SI
Register Description
ALIGN[1]
ALIGN[1]
ALIGN[1]
SO
RI
SI
PEB 20954
PEF 20954
ALIGN[0]
ALIGN[0]
ALIGN[0]
SO
RI
SI
04.99