dspic33fj128mc204 Microchip Technology Inc., dspic33fj128mc204 Datasheet - Page 406

• Manufacturer Part Number: dspic33fj128mc204
• Description: High-performance, 16-bit Digital Signal Controllers
• Manufacturer: Microchip Technology Inc.

Reset
Reset Sequence.................................................................. 85
Resets ................................................................................. 77
S
Serial Peripheral Interface (SPI) ....................................... 221
Software Reset Instruction (SWR) ...................................... 83
Software Simulator (MPLAB SIM)..................................... 334
Software Stack Pointer, Frame Pointer
Special Features of the CPU............................................. 315
SPI Module
Symbols Used in Opcode Descriptions............................. 326
System Control
DS70291C-page 404
IPC18 (Interrupt Priority Control 18) ................. 123, 124
IPC2 (Interrupt Priority Control 2) ............................. 110
IPC3 (Interrupt Priority Control 3) ............................. 111
IPC4 (Interrupt Priority Control 4) ............................. 112
IPC5 (Interrupt Priority Control 5) ............................. 113
IPC6 (Interrupt Priority Control 6) ............................. 114
IPC7 (Interrupt Priority Control 7) ............................. 115
IPC8 (Interrupt Priority Control 8) ............................. 116
IPC9 (Interrupt Priority Control 9) ............................. 117
NVMCON (Flash Memory Control) ............................. 73
NVMKEY (Nonvolatile Memory Key) .......................... 74
OCxCON (Output Compare x Control) ..................... 201
OSCCON (Oscillator Control) ................................... 143
OSCTUN (FRC Oscillator Tuning) ............................ 147
P1DC3 (PWM Duty Cycle 3) ..................................... 215
PLLFBD (PLL Feedback Divisor) .............................. 146
PMD1 (Peripheral Module Disable
PMD2 (Peripheral Module Disable
PMD3 (Peripheral Module Disable
PWMxCON1 (PWM Control 1).................................. 209
PWMxCON2 (PWM Control 2).................................. 210
PxDC1 (PWM Duty Cycle 1) ..................................... 215
PxDC2 (PWM Duty Cycle 2) ..................................... 215
PxDTCON1 (Dead-Time Control 1) .......................... 211
PxDTCON2 (Dead-Time Control 2) .......................... 212
PxFLTACON (Fault A Control).................................. 213
PxOVDCON (Override Control) ................................ 214
PxSECMP (Special Event Compare) ........................ 208
PxTCON (PWM Time Base Control). 206, 283, 284, 285
PxTMR (PWM Timer Count Value) ........................... 207
PxTPER (PWM Time Base Period) .......................... 207
QEICON (QEI Control).............................................. 218
RCON (Reset Control) ................................................ 78
SPIxCON1 (SPIx Control 1) ...................................... 223
SPIxCON2 (SPIx Control 2) ...................................... 225
SPIxSTAT (SPIx Status and Control) ....................... 222
SR (CPU Status) ................................................... 26, 90
T1CON (Timer1 Control)........................................... 190
TCxCON (Input Capture x Control) ........................... 198
TxCON (Type B Time Base Control) ........................ 194
TyCON (Type C Time Base Control) ........................ 195
UxMODE (UARTx Mode) .......................................... 236
UxSTA (UARTx Status and Control) ......................... 238
Illegal Opcode ....................................................... 77, 84
Trap Conflict.......................................................... 83, 84
Uninitialized W Register ........................................ 77, 84
CALLL Stack Frame.................................................... 62
SPI1 Register Map ...................................................... 49
Register Map......................................................... 60, 61
Control Register 1)............................................ 153
Control Register 2)............................................ 155
Control Register 3)............................................ 156
Preliminary
T
Temperature and Voltage Specifications
Timer1............................................................................... 189
Timer2/3............................................................................ 191
Timing Characteristics
Timing Diagrams
Timing Requirements
Timing Specifications
AC............................................................................. 346
CLKO and I/O ........................................................... 349
10-bit ADC Conversion (CHPS = 01, SIMSAM = 0,
10-bit ADC Conversion (CHPS = 01, SIMSAM = 0,
10-bit ADC Conversion (CHPS = 01, SIMSAM = 0,
12-bit ADC Conversion (ASAM = 0, SSRC = 000) ... 373
Brown-out Situations................................................... 83
ECAN I/O .................................................................. 369
External Clock........................................................... 347
I2Cx Bus Data (Master Mode) .................................. 365
I2Cx Bus Data (Slave Mode) .................................... 367
I2Cx Bus Start/Stop Bits (Master Mode)................... 365
I2Cx Bus Start/Stop Bits (Slave Mode)..................... 367
Input Capture (CAPx) ............................................... 355
Motor Control PWM .................................................. 357
Motor Control PWM Fault ......................................... 357
OC/PWM................................................................... 356
Output Compare (OCx)............................................. 355
QEA/QEB Input ........................................................ 358
QEI Module Index Pulse ........................................... 359
Reset, Watchdog Timer, Oscillator Start-up Timer
SPIx Master Mode (CKE = 0) ................................... 360
SPIx Master Mode (CKE = 1) ................................... 361
SPIx Slave Mode (CKE = 0) ..................................... 362
SPIx Slave Mode (CKE = 1) ..................................... 363
Timer1, 2, 3 External Clock ...................................... 352
TimerQ (QEI Module) External Clock ....................... 354
CLKO and I/O ........................................................... 349
External Clock........................................................... 347
Input Capture ............................................................ 355
10-bit ADC Conversion Requirements...................... 376
12-bit ADC Conversion Requirements...................... 374
CAN I/O Requirements ............................................. 369
I2Cx Bus Data Requirements (Master Mode)........... 366
I2Cx Bus Data Requirements (Slave Mode)............. 368
Motor Control PWM Requirements........................... 357
Output Compare Requirements................................ 355
PLL Clock ................................................................. 348
QEI External Clock Requirements ............................ 354
QEI Index Pulse Requirements ................................ 359
Quadrature Decoder Requirements.......................... 358
Reset, Watchdog Timer, Oscillator Start-up Timer,
Simple OC/PWM Mode Requirements ..................... 356
SPIx Master Mode (CKE = 0) Requirements............ 360
SPIx Master Mode (CKE = 1) Requirements............ 361
SPIx Slave Mode (CKE = 0) Requirements.............. 362
SPIx Slave Mode (CKE = 1) Requirements.............. 364
Timer1 External Clock Requirements ....................... 352
Timer2 External Clock Requirements ....................... 353
Timer3 External Clock Requirements ....................... 353
ASAM = 0, SSRC = 000) .................................. 375
ASAM = 1, SSRC = 111, SAMC = 00001)........ 375
ASAM = 1, SSRC = 111,SAMC = 00001)......... 375
and Power-up Timer ......................................... 350
Power-up Timer and Brown-out
Reset Requirements......................................... 351
© 2009 Microchip Technology Inc.