r4f2456 Renesas Electronics Corporation., r4f2456 Datasheet - Page 15

no-image

r4f2456

Manufacturer Part Number
r4f2456
Description
16-bit Single-chip Microcomputer H8s Family / H8s/2400 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
r4f24565NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24565NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24568NVFQV
Manufacturer:
REA
Quantity:
15
Part Number:
r4f24568NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24568NVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24568NVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24568NVZFQV
Manufacturer:
REA
Quantity:
5
Part Number:
r4f24568NVZFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24569DVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
r4f24569DVRFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
r4f24569VFQV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 8 EXDMA Controller (EXDMAC) ......................................................391
8.1
8.2
8.3
8.4
8.5
8.6
Section 9 Data Transfer Controller (DTC) ........................................................461
9.1
9.2
9.3
9.4
Features.............................................................................................................................. 391
Input/Output Pins............................................................................................................... 393
Register Descriptions ......................................................................................................... 394
8.3.1
8.3.2
8.3.3
8.3.4
8.3.5
Operation ........................................................................................................................... 406
8.4.1
8.4.2
8.4.3
8.4.4
8.4.5
8.4.6
8.4.7
8.4.8
8.4.9
8.4.10 EXDMAC Bus Cycles (Single Address Mode) .................................................... 435
8.4.11 Examples of Operation Timing in Each Mode ..................................................... 440
8.4.12 Ending DMA Transfer .......................................................................................... 454
8.4.13 Relationship between EXDMAC and Other Bus Masters .................................... 455
Interrupt Sources................................................................................................................ 456
Usage Notes ....................................................................................................................... 458
Features.............................................................................................................................. 461
Register Descriptions ......................................................................................................... 463
9.2.1
9.2.2
9.2.3
9.2.4
9.2.5
9.2.6
9.2.7
9.2.8
9.2.9
Activation Sources............................................................................................................. 469
Location of Register Information and DTC Vector Table ................................................. 471
EXDMA Source Address Register (EDSAR)....................................................... 394
EXDMA Destination Address Register (EDDAR)............................................... 394
EXDMA Transfer Count Register (EDTCR)........................................................ 395
EXDMA Mode Control Register (EDMDR) ........................................................ 397
EXDMA Address Control Register (EDACR) ..................................................... 402
Transfer Modes..................................................................................................... 406
Address Modes ..................................................................................................... 407
DMA Transfer Requests ....................................................................................... 411
Bus Modes ............................................................................................................ 412
Transfer Modes..................................................................................................... 414
Repeat Area Function ........................................................................................... 417
Registers during DMA Transfer Operation .......................................................... 419
Channel Priority Order.......................................................................................... 424
EXDMAC Bus Cycles (Dual Address Mode) ...................................................... 428
DTC Mode Register A (MRA) ............................................................................. 463
DTC Mode Register B (MRB).............................................................................. 465
DTC Source Address Register (SAR)................................................................... 465
DTC Destination Address Register (DAR)........................................................... 465
DTC Transfer Count Register A (CRA) ............................................................... 466
DTC Transfer Count Register B (CRB)................................................................ 466
DTC Enable Registers A to I (DTCERA to DTCERI) ......................................... 467
DTC Vector Register (DTVECR)......................................................................... 467
DTC Control Register (DTCCR) .......................................................................... 468
Rev. 1.00 Sep. 19, 2008 Page xv of xxx

Related parts for r4f2456