mt9072av2 Zarlink Semiconductor, mt9072av2 Datasheet - Page 177

no-image

mt9072av2

Manufacturer Part Number
mt9072av2
Description
Octal T1/e1/j1 Framer
Manufacturer
Zarlink Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT9072AV2
Manufacturer:
TRIQUINT
Quantity:
56
Part Number:
MT9072AV2
Manufacturer:
ZARLINK
Quantity:
20 000
15-12
9,8
Bit
10
7
6
5
4
3
2
1
0
11
DBNCE
(0000)
Name
TMA1
TMA2
TMA3
TMA4
(00)
(11)
RFL
(0)
(0)
X1
(1)
(1)
X2
X3
Y
#
not used.
Receive Signaling Freeze due to Loss. If one, the receive signaling is frozen if a receive loss
of signal is detected. The freeze is cleared upon clearance of Loss.
Debounce Select. This bit selects the receive CAS debounce period. If one, 14 ms of
debounce is used. There may be as much as 2 ms added to this duration because the state
change of the signaling equipment is not synchronous with the PCM30 signaling multiframe. If
zero, no debounce is used.
not used.
Transmit Multiframe Alignment Bits One to Four. These bits are transmitted on the PCM30
link, in the Multiframe Alignment Signal (MFAS) positions (one to four of timeslot 16) of frame
zero of every Channel Associated signaling (CAS) multiframe. These bits are used by the far
end to identify specific frames of a CAS multiframe. TMA1-4 = 0000 for normal operation.
Transmit Non-Multiframe Alignment Signal (NMAS) Spare Bit. This bit is transmitted on the
PCM30 link in bit position five of timeslot 16 of frame zero of every signaling multiframe. X1 is
normally set to one.
Transmit Remote Multiframe Alarm Signal. This bit is transmitted on the PCM30 link in bit
position six of timeslot 16 of frame zero of every signaling multiframe when control bit AUTY
(register address Y00) is set to one. The Y bit is used to indicate the loss of multiframe
alignment to the remote end of the link. If one, loss of multiframe alignment; if zero, multiframe
alignment acquired.
Transmit Non-Multiframe Alignment Signal (NMAS) Spare Bits. These bits are transmitted
on the PCM30 link in bit positions seven and eight respectively, of timeslot 16 of frame zero of
every signaling multiframe. X2 and X3 are normally set to one.
Table 147 - CAS Control and Data Register (R/W Address Y05) (E1)
Zarlink Semiconductor Inc.
MT9072
Functional Description
177
Data Sheet

Related parts for mt9072av2