ppc440gr-3jb667cz Applied Micro Circuits Corporation (AMCC), ppc440gr-3jb667cz Datasheet - Page 85

• Manufacturer Part Number: ppc440gr-3jb667cz
• Description: Powerpc 440gr Embedded Processor
• Manufacturer: Applied Micro Circuits Corporation (AMCC)

Initialization
The PPC440GR provides the option for setting initial parameters based on default values or by reading them from
a slave PROM attached to the IIC0 bus (see “Serial EEPROM” below). Some of the default values can be altered
by strapping on external pins (see “Strapping” below).
Strapping
While the SysReset input pin is low (system reset), the state of certain I/O pins is read to enable certain default
initial conditions prior to PPC440GR start-up. The actual capture instant is the nearest reference clock edge before
the deassertion of reset. These pins must be strapped using external pull-up (logical 1) or pull-down (logical 0)
resistors to select the desired default conditions. These pins are used for strap functions only during reset.
Following reset they are used for normal functions. The signal names assigned to the pins for normal operation are
shown in parentheses following the pin number.
Note: To isolate the strapping pins, the ExtReset signal may be used as a buffer enable or multiplexer select.
The following table lists the strapping pins along with their functions and strapping options:
Serial EEPROM
During reset, initial conditions other than those obtained from the strapping pins can be read from a ROM device
connected to the IIC0 port. At the de-assertion of reset, if the bootstrap controller is enabled, the PPC440GR
sequentially reads 16B from the ROM device on the IIC0 port and sets the SDR0_SDSTP0, SDR0_SDSTP1,
SDR0_SDSTP2 and SDR0_SDSTP3 registers accordingly.
The initialization settings and their default values are covered in detail in the PowerPC 440GR User’s Manual.
AMCC Proprietary
440GR – PPC440GR Embedded Processor
Table 27. Strapping Pin Assignments
Serial device is disabled. Each of the six options (A–
F) is a combination of boot source, boot-source
width, and clock frequency specifications. Refer to
the IIC Bootstrap Controller chapter in the
PPC440GR Embedded Processor User’s Manual for
details.
Serial device is enabled. The option being selected is
the IIC0 slave address that will respond with
strapping data.
Note: If reading of configuration data from the serial
device fails, the PPC440GR defaults to configuration
X.
Function
G (0xA8)
H (0xA4)
Option
A
B
C
D
E
F
(UART0_DCD)
R25
0
0
0
0
1
1
1
1
Preliminary Data Sheet
Revision 1.19 – May 07, 2008
Ball Strapping
(UART0_DSR)
U26
0
0
1
1
0
1
0
1
(UART0_CTS)
V26
0
1
0
1
0
0
1
1
85