ort8850 Lattice Semiconductor Corp., ort8850 Datasheet - Page 63

no-image

ort8850

Manufacturer Part Number
ort8850
Description
Field-programmable System Chip Fpsc Eight-channel X 850 Mbits/s Backplane Transceiver
Manufacturer
Lattice Semiconductor Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ORT8850
Manufacturer:
ROHM
Quantity:
71
Part Number:
ort8850H
Manufacturer:
ST
Quantity:
50
Part Number:
ort8850H-1BM680C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ort8850H-1BM680I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ort8850H-1BMN680C
Manufacturer:
LAT
Quantity:
150
Part Number:
ort8850H-2BM680C
Manufacturer:
LATTICE
Quantity:
34
Part Number:
ort8850H-2BM680C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ort8850L
Manufacturer:
LATTICE
Quantity:
57
Part Number:
ort8850L-1BM680C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ort8850L-1BM680C
Manufacturer:
LATTICE
Quantity:
20 000
Part Number:
ort8850L-1BM680I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ort8850L-1BMN680C
Manufacturer:
LATTICE
Quantity:
20 000
Table 19. Memory Map Descriptions (Continued)
Lattice Semiconductor
Channel Register Blocks
Absolute
Address
30020*
30021*
30022*
300CA
300B0
300C8
300B1
300C9
3003A
3006A
3009A
300B2
30019
30038
30050
30068
30080
30098
30039
30051
30069
30081
30099
30052
30082
(0x)
[0:7]
[0:7]
Bit
[0]
[1]
[4]
[7]
[0]
[1]
[2]
[3]
[4]
[5]
[6]
[2]
[3]
[5]
[6]
[7]
Type
R/W
R/W
R/W
R/W
R/W DOUTxx bus par-
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
-
RX K1/K2 source
D9 source select
E1 F1 E2 source
TOH output par-
AIS-L insert in
enable/disable
D1~D8 source
ity error insert
ity error insert
S1 M0 source
K1 K2 source
AIS-L control
DOUTxx_EN
TOH source
D10 source
D11 source
D12 source
Not Used
TOH_EN
channel
control
select
select
select
select
select
select
select
select
select
Name
OOF
Reset
Value
(0x)
00
00
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
63
0 = When RX direction OOF occurs,
do not insert AIS-L.
1 = When RX direction OOF occurs, insert AIS-L.
0 = Do not force AIS-L insert
1 = Always force AIS-L insert
0 = Do not insert a parity error
1 = Insert parity error in parity bit of receive TOH serial out-
put for as long as this bit is set
0 = Set receive direction K1 K2 bytes to 0.
1 = Pass receive direction K1 K2 through pointer mover.
0 = Do not insert parity error.
1 = Insert parity error in DOUTxx_PAR for as long as this
bit is set.
0 = Power down CDR channels
1 = Functional mode.
DOUTxx_EN signal
TOHxx_EN signal
0 = Insert D9 from TOH_INxx
1 = Pass through D9 from DINxx
0 = Insert D10 from TOH_INxx
1 = Pass through D10 from DINxx
0 = Insert D11 from TOH_INxx
1 = Pass through D11 from DINxx
0 = Insert D12 from TOH_INxx
1 = Pass through D12 from DINxx
0 = Insert K1, K2 from TOH_INxx
1 = Pass through K1, K2 from DINxx
0 = Insert S1, M0, from TOH_INxx
1 = Pass through S1 M0 of DINxx
0 = Insert E1, F1, E2 from TOH_INxx on FPGA interface
1 = Pass through E1, F1, E2 TOH bytes of DINxx
0 = Insert TOH from TOH_INxx on FPGA interface for
transmit
1 = Pass through all TOH DINxx for transmit
0 = Insert TOH for transmit from TOH_INxx from the FPGA
interface.
1 = Pass through D1~D8 TOH bytes from DINxx.
ORCA ORT8850 Data Sheet
Description

Related parts for ort8850