ort8850 Lattice Semiconductor Corp., ort8850 Datasheet - Page 67

no-image

ort8850

Manufacturer Part Number
ort8850
Description
Field-programmable System Chip Fpsc Eight-channel X 850 Mbits/s Backplane Transceiver
Manufacturer
Lattice Semiconductor Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ORT8850
Manufacturer:
ROHM
Quantity:
71
Part Number:
ort8850H
Manufacturer:
ST
Quantity:
50
Part Number:
ort8850H-1BM680C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ort8850H-1BM680I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ort8850H-1BMN680C
Manufacturer:
LAT
Quantity:
150
Part Number:
ort8850H-2BM680C
Manufacturer:
LATTICE
Quantity:
34
Part Number:
ort8850H-2BM680C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ort8850L
Manufacturer:
LATTICE
Quantity:
57
Part Number:
ort8850L-1BM680C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ort8850L-1BM680C
Manufacturer:
LATTICE
Quantity:
20 000
Part Number:
ort8850L-1BM680I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ort8850L-1BMN680C
Manufacturer:
LATTICE
Quantity:
20 000
Table 19. Memory Map Descriptions (Continued)
Lattice Semiconductor
Absolute
Address
30031*
30032*
30033*
30034*
300DC
30035*
300DD
30036*
300AA
300DA
300AB
300DB
300AC
300AD
300AE
300DE
300A9
300C1
300D9
3004A
3007A
300C2
3004B
3007B
300C3
3004C
3007C
300C4
3004D
3007D
300C5
3004E
3007E
300C6
30049
30061
30079
30091
30062
30092
30063
30093
30064
30094
30065
30095
30066
30096
(0x)
[5-7]
[0:7]
[0:6]
[0:6]
[0:4]
[0:7]
[0:6]
Bit
[7]
[7]
[7]
Type
R
R
R
R
R
R
R
R
-
FIFO depth regis-
flag 1, 4, 7, 10, 2,
counter overflow
counter overflow
Sampler phase
B1 parity error
B1 parity error
enable elastic
store overflow
OOF counter
OOF counter
error counter
error counter
A1 A2 frame
A1, A2 error
Not Used
overflow
5, 8, 11
counter
Name
ter
Reset
Value
(0x)
00
00
00
00
30
00
0
0
0
0
67
Enable Bit for elastic store alarms. Set 1 to enable alarm
and propagate alarm to register 0x30026.
7 bit counter for the number of B1 parity errors in the
receive direction of the channel. Clear on read. Bit 6 is
MSB
Overflow bit for B1 parity error counter
7 bit counter for the number of in-frame to OOF transitions.
Clear on read. Bit 6 is MSB
Overflow bit for OOF counter
This counter increments when an errored frame pattern is
detected by the framer. Note that this is different from
OOF. In OOF state, you can detect the correct framing pat-
tern and still be out-of-frame.
Overflow bit for A1/A2 error counter
Current value of the channel’s read address of the align-
ment FIFO. Bit 4 is the MSB
This is coming from the sampler block. The sampler looks
for bit transitions 0->1->0 to determine if the transitions
occur after 4 repeated bits. For e.g.: if you have
000011110000 then the 0->1->0 transition occurs in the
5th and 9th positions. It uses this to select one of the 4
repeated bits and form a repeated byte. When the transi-
tions happen at different bit positions, then the phase error
merely indicates that this has happened
ORCA ORT8850 Data Sheet
Description

Related parts for ort8850