EP1AGX ALTERA [Altera Corporation], EP1AGX Datasheet - Page 26

no-image

EP1AGX

Manufacturer Part Number
EP1AGX
Description
Section I. Arria GX Device Data Sheet
Manufacturer
ALTERA [Altera Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1AGX20CF484C3
Manufacturer:
XILINX
0
Part Number:
EP1AGX20CF484C6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1AGX20CF484C6
Manufacturer:
ALTERA
0
Part Number:
EP1AGX20CF484C6N
Manufacturer:
ALTERA
Quantity:
672
Part Number:
EP1AGX20CF484C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1AGX20CF484C6N
Manufacturer:
ALTERA
Quantity:
8 000
Part Number:
EP1AGX20CF484C6N
Manufacturer:
ALTERA
Quantity:
40
Part Number:
EP1AGX20CF484I6N
Manufacturer:
ALTERA10
Quantity:
60
Part Number:
EP1AGX20CF484I6N
Manufacturer:
ALTERA
Quantity:
40
Part Number:
EP1AGX20CF484I6N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1AGX20CF780C6N
Manufacturer:
ALTERA31
Quantity:
135
Part Number:
EP1AGX20CF780C6N
Manufacturer:
ALTERA
Quantity:
35
2–20
Loopback Modes
Figure 2–18. Transceiver Data Path in Serial Loopback
Arria GX Device Handbook, Volume 1
PLD
Logic
Array
f
f
Byte Deserializer
Byte deserializer takes in one-byte wide data from the 8B/10B decoder and
deserializes it into a two-byte wide data at half the speed. This allows clocking the
PLD-receiver interface at half the speed as compared to the receiver PCS logic. The
byte deserializer is bypassed in GIGE mode.
The byte ordering at the receiver output might be different than what was
transmitted. This is a non-deterministic swap, because it depends on PLL lock times
and link delay. If required, you must implement byte ordering logic in the PLD to
correct this situation.
For more information about byte serializer, refer to the
Architecture
Receiver Phase Compensation FIFO Buffer
A receiver phase compensation FIFO buffer is located at each receiver channel’s logic
array interface. It compensates for the phase difference between the receiver PCS
clock and the local PLD receiver clock. The receiver phase compensation FIFO is used
in all supported functional modes. The receiver phase compensation FIFO buffer is
eight words deep in PCI Express (PIPE) mode and four words deep in all other
modes.
For more information about architecture and clocking, refer to the
Architecture
Arria GX transceivers support the following loopback configurations for diagnostic
purposes:
Serial Loopback
Figure 2–18
RX Phase
Compen-
sation
Serial loopback
Reverse serial loopback
Reverse serial loopback (pre-CDR)
PCI Express (PIPE) reverse parallel loopback (available only in [PIPE] mode)
FIFO
TX Phase
Compen-
sation
FIFO
chapter.
chapter.
shows the transceiver data path in serial loopback.
Serializer
Byte
De-
Serializer
Byte
Decoder
8B/10B
Encoder
8B/10B
Match
FIFO
Rate
Transmitter PCS
Receiver PCS
Aligner
Word
Arria GX Transceiver
Receiver PMA
Serializer
© December 2009 Altera Corporation
De-
Transmitter PMA
Serial Loopback
Chapter 2: Arria GX Architecture
Serializer
Recovery
Clock
Unit
Arria GX Transceiver
Transceivers

Related parts for EP1AGX