EP1AGX ALTERA [Altera Corporation], EP1AGX Datasheet - Page 43

no-image

EP1AGX

Manufacturer Part Number
EP1AGX
Description
Section I. Arria GX Device Data Sheet
Manufacturer
ALTERA [Altera Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1AGX20CF484C3
Manufacturer:
XILINX
0
Part Number:
EP1AGX20CF484C6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1AGX20CF484C6
Manufacturer:
ALTERA
0
Part Number:
EP1AGX20CF484C6N
Manufacturer:
ALTERA
Quantity:
672
Part Number:
EP1AGX20CF484C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1AGX20CF484C6N
Manufacturer:
ALTERA
Quantity:
8 000
Part Number:
EP1AGX20CF484C6N
Manufacturer:
ALTERA
Quantity:
40
Part Number:
EP1AGX20CF484I6N
Manufacturer:
ALTERA10
Quantity:
60
Part Number:
EP1AGX20CF484I6N
Manufacturer:
ALTERA
Quantity:
40
Part Number:
EP1AGX20CF484I6N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1AGX20CF780C6N
Manufacturer:
ALTERA31
Quantity:
135
Part Number:
EP1AGX20CF780C6N
Manufacturer:
ALTERA
Quantity:
35
Chapter 2: Arria GX Architecture
Adaptive Logic Modules
Figure 2–33. Template for Supported Seven-Input Functions in Extended LUT Mode
Note to
(1) If the seven-input function is unregistered, the unused eighth input is available for register packing. The second register, reg1, is not available.
© December 2009 Altera Corporation
Figure
2–33:
datae0
datae1
dataf0
dataf1
dataa
datab
datad
datac
(1)
Figure 2–32. Six-Input Function in Normal Mode
Notes to
(1) If datae1 and dataf1 are used as inputs to the six-input function, datae0 and dataf0 are available for register
(2) The dataf1 input is available for register packing only if the six-input function is un-registered.
Extended LUT Mode
Extended LUT mode is used to implement a specific set of seven-input functions. The
set must be a 2-to-1 multiplexer fed by two arbitrary five-input functions sharing four
inputs.
extended LUT mode. In this mode, if the seven-input function is unregistered, the
unused eighth input is available for register packing. Functions that fit into the
template shown in
appear in designs as “if-else” statements in Verilog HDL or VHDL code.
packing.
Figure
This input is available
for register packing.
Figure 2–33
datae0
datae1
dataf0
dataf1
dataa
datab
datad
datac
(2)
2–32:
5-Input
5-Input
LUT
LUT
These inputs are available for register packing.
Figure 2–33
shows the template of supported seven-input functions utilizing
combout0
6-Input
LUT
occur naturally in designs. These functions often
Note (1), (2)
D
reg0
Q
D
D
reg0
reg1
Q
Q
To general or
To general or
local routing
local routing
Arria GX Device Handbook, Volume 1
To general or
local routing
To general or
local routing
To general or
local routing
2–37

Related parts for EP1AGX