ISP1362EE/01 PHILIPS [NXP Semiconductors], ISP1362EE/01 Datasheet - Page 118

no-image

ISP1362EE/01

Manufacturer Part Number
ISP1362EE/01
Description
Single-chip Universal Serial Bus On-The-Go controller
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1362EE/01
Manufacturer:
KAWASAKI
Quantity:
1 200
Part Number:
ISP1362EE/01
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Philips Semiconductors
Table 118: DcDMAConfiguration register: bit allocation
[1]
9397 750 12337
Product data
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
Unchanged by a bus reset.
CNTREN
R/W
R/W
0
0
15
7
[1]
[1]
16.1.7 DcDMACounter register (R/W: F3H/F2H)
SHORTP
Table 119: DcDMAConfiguration register: bit description
This command accesses the DcDMACounter register, which consists of two bytes.
The bit allocation is given in
bytes for a DMA transfer. Reading the register returns the number of remaining bytes
in the current transfer. A bus reset will not change the programmed bit values.
The internal DMA counter is automatically reloaded from the DcDMACounter register
when DMA is re-enabled (DMAEN = 1). See
Code (Hex): F2/F3 — write or read DcDMACounter register
Transaction — write or read 2 bytes (code or data)
Bit
15
14
13 to 8
7 to 4
3
2
1 to 0
R/W
R/W
0
0
14
6
[1]
[1]
EPDIX[3:0]
Symbol
CNTREN
SHORTP
-
EPDIX[3:0]
DMAEN
-
BURSTL[1:0]
R/W
0
13
5
-
-
[1]
Rev. 03 — 06 January 2004
Description
Logic 1 enables the generation of an EOT condition, when the
DcDMACounter register reaches zero. Bus reset value:
unchanged.
Logic 1 enables the short or empty packet mode. When
receiving (OUT endpoint) a short or empty packet, an EOT
condition is generated. When transmitting (IN endpoint), this bit
should be cleared. Bus reset value: unchanged.
reserved
Indicates the destination endpoint for DMA, see
Writing logic 1 enables DMA transfer, logic 0 forces the end of
an ongoing DMA transfer. Reading this bit indicates whether
DMA is enabled (0 = DMA stopped; 1 = DMA enabled). This bit
is cleared by a bus reset.
reserved
Selects the DMA burst length:
00 — single-cycle mode (1 byte)
01 — burst mode (4 bytes)
10 — burst mode (8 bytes)
11 — burst mode (16 bytes)
Bus reset value: unchanged.
R/W
0
12
4
Table
-
-
[1]
120. Writing to the register sets the number of
DMAEN
R/W
11
3
0
-
-
reserved
Section 16.1.6
reserved
Single-chip USB OTG controller
10
2
-
-
-
-
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
for more details.
R/W
0
9
1
-
-
[1]
BURSTL[1:0]
ISP1362
Table
17.
118 of 150
R/W
0
8
0
-
-
[1]

Related parts for ISP1362EE/01