ISP1362EE/01 PHILIPS [NXP Semiconductors], ISP1362EE/01 Datasheet - Page 44

no-image

ISP1362EE/01

Manufacturer Part Number
ISP1362EE/01
Description
Single-chip Universal Serial Bus On-The-Go controller
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1362EE/01
Manufacturer:
KAWASAKI
Quantity:
1 200
Part Number:
ISP1362EE/01
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Philips Semiconductors
Table 11:
9397 750 12337
Product data
Name
Active
Toggle
MaxPktSize[9:0]
EndpointNumber[3:0]
B3[3] Last (PTD)
Speed (low)
TotalBytes[9:0]
B5[6] Ping-Pong
B5[7] Paired
DirToken[1:0]
FunctionAddress[6:0]
B7[7:5] PollingRate
B7[4:0] StartingFrame
(interrupt only)
B7[7:0] StartingFrame
(ISO only)
Generic PTD structure: bit description
12.5 Features of the control and bulk transfer (aperiodic transfer)
Status update
by HC
Yes
Yes
No
No
No
No
No
No
No
No
No
No
No
A Paired PTD is a special feature that provides high performance single endpoint
bulk transfer and handles set-up enumeration sequence within 1 ms. A paired PTD
consists of two PTDs serving the same endpoint of a device that are set active and
Description
Set to logic 1 by firmware to enable the execution of transactions by the HC.
When the transaction associated with this descriptor is completed, the HC
sets this bit to logic 0 indicating that a transaction for this element should not
be executed when it is next encountered in the schedule.
This bit is used to generate or compare the data PID value (DATA0 or DATA1)
for IN and OUT transactions. It is updated after each successful transmission
or reception of a data packet.
This indicates the maximum number of bytes that can be sent to or received
from the endpoint in a single data packet.
This is the USB address of the endpoint within the function.
This indicates that it is the last PTD of a list. Logic 1 means that this PTD is
the last PTD. The last PTD is used only for ISO. This bit is not used in interrupt
and ATL transfers. The last PTD is indicated by the HcINTLLastPTD and
HcATLLastPTD registers.
This bit indicates the speed of the endpoint.
0 — full-speed
1 — low-speed
This specifies the total number of bytes to be transferred with this data
structure. This can be greater than MaximumPacketSize.
0 — This is the ping buffer of the paired buffer. Paired must be logic 1.
1 — This is the pong buffer of the paired buffer. Paired must be logic 1.
If this bit is set to logic 1, two PTDs of the same endpoint and address can be
made active at the same time. This bit is used with the Ping-Pong bit. The first
paired PTD always starts with Ping = 0. The pong PTD payload can be sent
out only if the ping PTD payload is sent out. You can also monitor
RAM_BUFFER _STATUS to see which PTD is currently active on the USB
line.
00 — set-up
01 — OUT
10 — IN
11 — reserved
This field contains the USB address of the function containing the endpoint
that this PTD refers to.
These two fields together select a start frame number (5 bits) and polls the
interrupt device at a rate specified by PollingRate (3 bits); see
The HC compares this byte with the current frame number (can be accessed
from the HcFrameNumber register). The PTD will be processed and sent out
only if the starting frame number equals to the current frame number.
Rev. 03 — 06 January 2004
…continued
Single-chip USB OTG controller
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
ISP1362
Section
12.6.
44 of 150

Related parts for ISP1362EE/01