AT89C51CC03U-S3SIM ATMEL [ATMEL Corporation], AT89C51CC03U-S3SIM Datasheet - Page 155

no-image

AT89C51CC03U-S3SIM

Manufacturer Part Number
AT89C51CC03U-S3SIM
Description
Enhanced 8-bit MCU with CAN Controller and Flash Memory
Manufacturer
ATMEL [ATMEL Corporation]
Datasheet
Figure 75. A/D Converter Clock
ADC Standby Mode
IT ADC Management
Routines examples
4182I–CAN–06/05
CPU Core Clock Symbol
CLOCK
CPU
When the ADC is not used, it is possible to set it in standby mode by clearing bit ADEN
in ADCON register. In this mode its power dissipation is about 1 µW.
An interrupt end-of-conversion will occurs when the bit ADEOC is activated and the bit
EADC is set. For re-arming the interrupt the bit ADEOC must be cleared by software.
Figure 76. ADC Interrupt Structure
1. Configure P1.2 and P1.3 in ADC channels
2. Start a standard conversion
3. Start a precision conversion (need interrupt ADC)
// configure channel P1.2 and P1.3 for ADC
// Enable the ADC
// The variable "channel" contains the channel to convert
// The variable "value_converted" is an unsigned int
// Clear the field SCH[2:0]
// Select channel
// Start conversion in standard mode
// Wait flag End of conversion
// Clear the End of conversion flag
// read the value
// The variable "channel" contains the channel to convert
// Enable ADC
ADCF = 0Ch
ADCON = 20h
ADCON and = F8h
ADCON | = channel
ADCON | = 08h
while((ADCON and 01h)! = 01h)
ADCON and = EFh
value_converted = (ADDH << 2)+(ADDL)
÷
2
ADEOC
ADCON.2
Prescaler ADCLK
EADC
IEN1.1
ADC Clock
ADCI
Converter
A/D
155

Related parts for AT89C51CC03U-S3SIM