MT9171AE1 ZARLINK [Zarlink Semiconductor Inc], MT9171AE1 Datasheet - Page 9

no-image

MT9171AE1

Manufacturer Part Number
MT9171AE1
Description
Digital Subscriber Interface Circuit Digital Network Interface Circuit
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet
The overall mode of operation of the DNIC can be programmed to be either a baseband modem (MOD mode) or a
digital network transceiver (DN mode). As a baseband modem, transmit/receive data is passed transparently
through the device at 80 or 160 kbit/s by the DV port. The CD port transfers the C-channel and D-Channel also at
80 or 160 kbit/s.
In DN mode, both the DV and CD ports operate as ST-BUS streams at 2.048 Mbit/s. The DV port transfers data
over pins DSTi and DSTo while on the CD port, the CDSTi and CDSTo pins are used. The SINGL port option only
exists in DN mode.
SINGL
Mode
DUAL
Mode
MOD
MAS
ODE
SLV
D-C
C-D
DN
#
0
1
2
3
4
5
6
7
SLAVE
crystal is phase locked to it to provide clocks for the entire device and are output for the external
system to synchronize to.
MASTER
which must be frequency locked. The transmit data is synchronized to the system timing with the
receive data recovered by a clock extracted from the receive data and resynchronized to the system
timing.
DUAL PORT
and the DV port transferring the B1& B2 channels.
SINGLE PORT - The B1& B2, C and D channels are all transferred through the DV port. The CD
port is disabled and CDSTi should be pulled high.
MODEM
through the DV port at the baud rate selected. The C-channel is transferred through the CD port
also at the baud rate and is synchronized to the CLD output.
DIGITAL NETWORK
2.048 Mbits/s and the line at 80 or 160 kbits/s configured according to the applicable ISDN
recommendation.
D BEFORE C-CHANNEL
C BEFORE D-CHANNEL
OUTPUT DATA ENABLE
impedance state. This is intended for power-up reset to avoid bus contention and possible damage
to the device during the initial random state in a daisy chain configuration of DNICs. In all the other
modes of operation DV and CD ports are enabled during the appropriate channel times.
Name
CLD
CLD
F0
F0
F0
F0
F0
F0
-
-
The chip timebase is extracted from the received line data and the external 10.24 MHz
-
Baseband operation at 80 or 160 kbits/s. The line data is received and transmitted
F0/CLD
The timebase is derived from the externally supplied data clocks and 10.24 MHz clock
-
Both the CD and DV ports are active with the CD port transferring the C&D channels
Input/Output
Output
Output
Output
Output
Input
Input
Input
Input
-
Intended for use in the digital network with the DV and CD ports operating at
-
-
-
Table 3 - Pin Configurations
The D-channel is transferred before the C-channel following F0.
The C-channel is transferred before the D-channel following F0.
When mode 7 is selected, the DV and CD ports are put in high
Table 2 - Mode Definitions
Zarlink Semiconductor Inc.
MT9171/72
Name
RCK
RCK
F0o
F0o
F0o
F0o
F0o
F0o
9
Function
F0o/RCK
Input/Output
Output
Output
Output
Output
Output
Output
Output
Output
Name
TCK
TCK
C4
C4
C4
C4
C4
C4
C4/TCK
Input/Output
Data Sheet
Output
Output
Output
Output
Input
Input
Input
Input

Related parts for MT9171AE1