XRT83L34ES Exar, XRT83L34ES Datasheet - Page 42

no-image

XRT83L34ES

Manufacturer Part Number
XRT83L34ES
Description
Peripheral Drivers & Components - PCIs
Manufacturer
Exar
Datasheet

Specifications of XRT83L34ES

Product Category
Peripheral Drivers & Components - PCIs
Rohs
yes
XRT83L34
REV. 1.0.1
Table 11
REDUNDANCY APPLICATIONS
Telecommunication system design requires signal integrity and reliability. When a T1/E1 primary line card has
a failure, it must be swapped with a backup line card while maintaining connectivity to a backplane without
losing data. System designers can achieve this by implementing common redundancy schemes with the
XRT83L34 Line Interface Unit (LIU). The XRT83L34 offers features that are tailored to redundancy applications
while reducing the number of components and providing system designers with solid reference designs. These
features allow system designers to implement redundancy applications that ensure reliability. The Internal
Impedance mode eliminates the need for external relays when using the 1:1 and 1+1 redundancy schemes.
100 Ω
110 Ω
120 Ω
75 Ω
T1
J1
E1
E1
summarizes the transmit terminations.
QUAD T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
TERSEL1
0
0
0
0
0
0
1
1
1
1
1
1
TERSEL0
0
0
0
1
1
1
0
0
0
1
1
1
T
ABLE
0=
1=
T
TRATIO
ABLE
TXTSEL
EXTERNAL
INTERNAL
10: T
0
1
0
0
1
0
0
1
0
0
1
0
0
1
11: T
RANSMIT
RANSMIT
TRATIO
39
T
0
1
x
0
1
x
0
1
x
0
1
x
ERMINATION
T
ERMINATIONS
T
CONTROL
URNS
13.75Ω
SET BY
12.5Ω
R
9.4Ω
15Ω
BITS
1:2.45
0Ω
0Ω
0Ω
0Ω
0Ω
0Ω
0Ω
0Ω
int
1:2
C
R
ONTROL
ATIO
n, R
2.45
2.45
2.45
2.45
ext
n
2
2
2
2
2
2
2
2
,
AND
SETTINGS
C
ext ARE SUGGESTED
R
xr
3.1Ω
3.1Ω
3.1Ω
3.1Ω
6.2Ω
9.1Ω
6.2Ω
9.1Ω
ext
0Ω
0Ω
0Ω
0Ω
0.68µF
0.68µF
0.68µF
0.68µF
C
0
0
0
0
0
0
0
0
ext

Related parts for XRT83L34ES