N25Q128A13BF840F NUMONYX, N25Q128A13BF840F Datasheet - Page 55

• Manufacturer Part Number: N25Q128A13BF840F
• Description: IC SRL FLASH 128MB NMX 8-VDFPN
• Manufacturer: NUMONYX
• Series: Forté™r

Specifications of N25Q128A13BF840F

• Format - Memory: FLASH
• Memory Type: FLASH
• Memory Size: 128M (16M x 8)
• Speed: 108MHz
• Interface: SPI, 3-Wire Serial
• Voltage - Supply: 2.7 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

N25Q128 - 3 V
Note:
sequence. Chip Select (S) can be driven High after any bit of the data-out sequence is being
shifted out.
In the case of a Page Program (PP), Program OTP (POTP), Dual Input Fast Program
(DIFP), Dual Input Extended Fast Program (DIEFP), Quad Input Fast Program (QIFP),
Quad Input Extended Fast Program (QIEFP), Subsector Erase (SSE), Sector Erase (SE),
Bulk Erase (BE), Write Status Register (WRSR), Clear Flag Status Register (CLFSR), Write
to Lock Register (WRLR), Write Volatile Configuration Register (WRVCR), Write Enhanced
Volatile Configuration Register (WRVECR), Write NV Configuration Register (WRNVCR),
Write Enable (WREN) or Write Disable (WRDI) instruction, Chip Select (S) must be driven
High exactly at a byte boundary, otherwise the instruction is rejected, and is not executed.
That is, Chip Select (S) must driven High when the number of clock pulses after Chip Select
(S) being driven Low is an exact multiple of eight.
All attempts to access the memory array are ignored during:
The following continue unaffected, with one exception:
The only exception is the Program/Erase Suspend instruction (PES), that can be used to
pause all the program and the erase cycles except for:
The suspended program or erase cycle can be resumed by the Program/Erase Resume
instruction (PER). During the program/erase cycles, the polling instructions (both on the
Status register and on the Flag Status register) are also accepted to allow the application to
check the end of the internal modify cycles.
These polling instructions don't affect the internal cycles performing.
–
–
–
–
–
–
–
–
–
–
–
–
Write Status Register cycle
Write Non Volatile Configuration Register
Program cycle
Erase cycle
Internal Write Status Register cycle,
Write Non Volatile Configuration Register,
Program cycle,
Erase cycle
Program OTP (POTP),
Bulk Erase,
Write Status Register
Write Non Volatile Configuration Register.
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2010 Micron Technology, Inc. All rights reserved.
Instructions
55/157