C8051T630DK Silicon Laboratories Inc, C8051T630DK Datasheet - Page 39

• Manufacturer Part Number: C8051T630DK
• Description: KIT DEV FOR C8051T630 FAMILY
• Manufacturer: Silicon Laboratories Inc
• Type: MCUr

Specifications of C8051T630DK

• Contents: Board, daughter boards, power adapter, cables, documentation and software
• Processor To Be Evaluated: C8051T63x
• Interface Type: USB
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With/related Products: C8051T630, T631, T632, T633, T634 and T635 MCUs
• For Use With: 336-1465 - BOARD SOCKET DAUGHTER 20-QFN
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 336-1464

SFR Definition 6.4. ADC0CN: ADC0 Control
SFR Address = 0xE8; Bit-Addressable
Name
Reset
Bit
2:0 AD0CM[2:0] ADC0 Start of Conversion Mode Select.
Type
7
6
5
4
3
Bit
AD0BUSY ADC0 Busy Bit.
AD0WINT
AD0INT
AD0EN
AD0TM
Name
AD0EN
R/W
7
0
ADC0 Enable Bit.
0: ADC0 Disabled. ADC0 is in low-power shutdown.
1: ADC0 Enabled. ADC0 is active and ready for data conversions.
ADC0 Track Mode Bit.
0: Normal Track Mode: When ADC0 is enabled, tracking is continuous unless a con-
version is in progress. Conversion begins immediately on start-of-conversion event,
as defined by AD0CM[2:0].
1: Delayed Track Mode: When ADC0 is enabled, input is tracked when a conversion
is not in progress. A start-of-conversion signal initiates three SAR clocks of additional
tracking, and then begins the conversion.
ADC0 Conversion Complete Interrupt Flag.
0: ADC0 has not completed a data conversion since AD0INT was last cleared.
1: ADC0 has completed a data conversion.
ADC0 Window Compare Interrupt Flag.
0: ADC0 Window Comparison Data match has not occurred since this flag was last
cleared.
1: ADC0 Window Comparison Data match has occurred.
000: ADC0 start-of-conversion source is write of 1 to AD0BUSY.
001: ADC0 start-of-conversion source is overflow of Timer 0.
010: ADC0 start-of-conversion source is overflow of Timer 2.
011: ADC0 start-of-conversion source is overflow of Timer 1.
100: ADC0 start-of-conversion source is rising edge of external CNVSTR.
101: ADC0 start-of-conversion source is overflow of Timer 3.
11x: Reserved.
AD0TM
R/W
6
0
AD0INT
R/W
5
0
Read:
0: ADC0 conversion is not in
progress.
1: ADC0 conversion is in prog-
ress.
AD0BUSY AD0WINT
R/W
Rev. 1.0
4
0
Function
R/W
3
0
C8051T630/1/2/3/4/5
Write:
0: No Effect.
1: Initiates ADC0 Conversion if
AD0CM[2:0] = 000b
2
0
AD0CM[2:0]
R/W
1
0
0
0
39