MPC8544DS Freescale Semiconductor, MPC8544DS Datasheet - Page 34
![BOARD DEVELOPMENT SYSTEM 8544](/photos/37/58/375876/mpc8544e_sml.jpg)
MPC8544DS
Manufacturer Part Number
MPC8544DS
Description
BOARD DEVELOPMENT SYSTEM 8544
Manufacturer
Freescale Semiconductor
Series
PowerQUICC III™r
Type
MPUr
Datasheets
1.MPC8544VTALF.pdf
(117 pages)
2.MPC8544VTALF.pdf
(2 pages)
3.MPC8544VTALF.pdf
(1340 pages)
4.MPC8544DS.pdf
(2 pages)
Specifications of MPC8544DS
Contents
Board
Processor To Be Evaluated
MPC8544E
Data Bus Width
32 bit
Interface Type
Ethernet, I2C
Operating Supply Voltage
- 0.3 V to + 1.1 V
Leaded Process Compatible
Yes
Peak Reflow Compatible (260 C)
Yes
Rohs Compliant
Yes
For Use With/related Products
MPC8544
For Use With
PPC8544EVTANG - EVAL MPC8544 783FCPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Enhanced Three-Speed Ethernet (eTSEC), MII Management
8.6.1
Table 32
Figure 16
8.6.2
Table 33
34
At recommended operating conditions with L/TV
At recommended operating conditions with L/TVDD of 3.3 V ± 5%.or 2.5 V ± 5%.
TX_CLK clock period 10 Mbps
TX_CLK clock period 100 Mbps
TX_CLK duty cycle
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN
delay
TX_CLK data clock rise (20%–80%)
TX_CLK data clock fall (80%–20%)
Note:
1. The symbols used for timing specifications follow the pattern of t
RX_CLK clock period 10 Mbps
RX_CLK clock period 100 Mbps
RX_CLK duty cycle
inputs and t
timing (MT) for the time t
the clock reference symbol representation is based on two to three letters representing the clock of a particular functional.
For example, the subscript of t
used with the appropriate letter: R (rise) or F (fall).
provides the MII transmit AC timing specifications.
provides the MII receive AC timing specifications.
shows the MII transmit AC timing diagram.
MII Transmit AC Timing Specifications
MII Receive AC Timing Specifications
Parameter/Condition
(first two letters of functional block)(reference)(state)(signal)(state)
Parameter/Condition
TXD[3:0]
TX_CLK
MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 5
TX_EN
TX_ER
MTX
clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general,
MTX
Table 32. MII Transmit AC Timing Specifications
Table 33. MII Receive AC Timing Specifications
Figure 16. MII Transmit AC Timing Diagram
represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is
t
MTXH
DD
of 3.3 V ± 5% or 2.5 V ± 5%
t
MTX
t
t
MRXH
MTXH/
Symbol
Symbol
t
MTKHDX
t
t
MTXR
t
t
t
t
MTXF
MRX
MRX
MTX
MTX
/t
t
MTX
MRX
1
1
t
MTKHDX
t
MTXF
(first two letters of functional block)(signal)(state)(reference)(state)
for outputs. For example, t
Min
Min
1.0
1.0
35
35
—
—
—
—
1
t
MTXR
Typ
400
Typ
400
40
40
—
—
—
—
5
MTKHDX
Max
Max
4.0
4.0
65
15
65
—
—
—
—
Freescale Semiconductor
symbolizes MII transmit
Unit
Unit
ns
ns
ns
ns
ns
ns
ns
%
%
Notes
Notes
—
—
—
—
—
—
—
—
—
for