M30260F6AGP#U5A Renesas Electronics America, M30260F6AGP#U5A Datasheet - Page 332

• Manufacturer Part Number: M30260F6AGP#U5A
• Description: IC M16C MCU FLASH 48K 48LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M16C/Tiny/26r

Specifications of M30260F6AGP#U5A

• Core Processor: M16C/60
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, PWM, Voltage Detect, WDT
• Number Of I /o: 39
• Program Memory Size: 48KB (48K x 8)
• Program Memory Type: FLASH
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 48-LQFP
• Cpu Family: R8C
• Device Core Size: 16b
• Frequency (max): 20MHz
• Interface Type: UART
• Total Internal Ram Size: 2KB
• # I/os (max): 39
• Number Of Timers - General Purpose: 8
• Operating Supply Voltage (typ): 3.3/5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 3V
• On-chip Adc: 12-chx10-bit
• Instruction Set Architecture: CISC
• Operating Temp Range: -20C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 48
• Package Type: LQFP
• Package: 48LQFP
• Family Name: R8C
• Maximum Speed: 20 MHz
• Operating Supply Voltage: 3.3|5 V
• Data Bus Width: 16 Bit
• Number Of Programmable I/os: 39
• Number Of Timers: 8
• For Use With: R0K33026AS000BE - KIT DEV EVALUATION M16C/26A
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Compliant

M
R
R
e
E
19.8 Serial I/O
1
. v
J
6
0
C
19.8.1 Clock-Synchronous Serial I/O
2
9
0 .
2 /
B
0
0
6
19.8.1.1 Transmission/reception
19.8.1.2 Transmission
19.8.1.3 Reception
2
A
0
1. With an external clock selected, and choosing the RTS function, the output level of the RTSi pin
2. If a low-level signal is applied to the SD pin when the IVPCR1 bit in the TB2SC register is set to “1”
When an external clock is selected, the conditions must be met while if the CKPOL bit in the UiC0
• The TE bit in the UiC1 register is set to “1” (transmission enabled)
• The TI bit in the UiC1 register is set to “0” (data present in UiTB register)
• If CTS function is selected, input on the CTSi pin is “L”
1. In operating the clock-synchronous serial I/O, operating the transmitter generates a clock for the
2. When an internal clock is selected, set the TE bit in the UiC1 register (i = 0 to 2) to 1 (transmission
3. When successively receiving data, if all bits of the next receive data are prepared in the UARTi
4. To receive data in succession, set dummy data in the lower-order byte of the UiTB register every
5. When an external clock is selected, make sure the external clock is in high state if the CKPOL bit is
• Set the RE bit in the UiC1 register to “1” (reception enabled)
• Set the TE bit in the UiC1 register to “1” (transmission enabled)
• Set the TI bit in the UiC1 register to “0” (data present in the UiTB register)
F
2
e
G
0 -
goes to “L” when the data-receivable status becomes ready, which informs the transmission side
that the reception has become ready. The output level of the RTSi pin goes to “H” when reception
starts. So if the RTSi pin is connected to the CTSi pin on the transmission side, the circuit can
transmit and receive data with consistent timing. With the internal clock, the RTS function has no
effect.
(three-phase output forcible cutoff by input on SD pin enabled), the P7
U1MAP bit in PACR register is “1”) and CLK
register is set to “0” (transmit data output at the falling edge and the receive data taken in at the
rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the UiC0
register is set to “1” (transmit data output at the rising edge and the receive data taken in at the
falling edge of the transfer clock), the external clock is in the low state.
receiver shift register. Fix settings for transmission even when using the device only for reception.
Dummy data is output to the outside from the TxDi pin when receiving data.
enabled) and write dummy data to the UiTB register, and the clock for the receiver shift register will
thereby be generated. When an external clock is selected, set the TE bit to "1" and write dummy
data to the UiTB register, and the clock for the receiver shift register will be generated when the
external clock is fed to the CLKi input pin.
receive register while the RE bit in the UiC1 register (i = 0 to 2) is set to “1” (data present in the UiRB
register), an overrun error occurs and the OER bit in the UiRB register is set to “1” (overrun error
occurred). In this case, because the content of the UiRB register is indeterminate, a corrective
measure must be taken by programs on the transmit and receive sides so that the valid data before
the overrun error occurred will be retransmitted. Note that when an overrun error occurred, the IR
bit in the SiRIC register does not change state.
time reception is made.
set to “0”, and in low state if the CKPOL bit is set to “1” before the following conditions are met:
b
o r
_______
1 .
2
0
u
, 5
0
p
2
(
0
M
0
7
1
6
C
page 313
2 /
6
, A
________
M
1
f o
6
C
3
2
2 /
9
6
, B
M
1
6
C
_____
2 /
6
_______
) T
2
pins go to a high-impedance state.
________
_____
_______
________
3
/RTS
_________
_______
2
/TxD1(when the
19. Usage Notes
________