ST7FLITEU09M6TR STMicroelectronics, ST7FLITEU09M6TR Datasheet - Page 80

• Manufacturer Part Number: ST7FLITEU09M6TR
• Description: MCU 8BIT SGL VOLT FLASH SO-8
• Manufacturer: STMicroelectronics
• Series: ST7r

Specifications of ST7FLITEU09M6TR

• Core Processor: ST7
• Core Size: 8-Bit
• Speed: 8MHz
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 5
• Program Memory Size: 2KB (2K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 128 x 8
• Ram Size: 128 x 8
• Voltage - Supply (vcc/vdd): 2.4 V ~ 5.5 V
• Data Converters: A/D 5x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 8-SOIC (3.9mm Width)
• Processor Series: ST7FLITEUx
• Core: ST7
• Data Bus Width: 8 bit
• Data Ram Size: 128 B
• Interface Type: ICC
• Maximum Clock Frequency: 8 MHz
• Number Of Programmable I/os: 5
• Number Of Timers: 2
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Development Tools By Supplier: ST7FLITE-SK/RAIS, ST7FLITU0-D/RAIS, STX-RLINK
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 5 Channel
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Connectivity: -
• Lead Free Status / Rohs Status: No

On-chip peripherals
80/139
PWM0 control/status register (PWM0CSR)
Reset Value: 0000 0000 (00h)
Bit 7:2 = Reserved, must be kept cleared.
Bit 1 = OP0 PWM0 output polarity.
Bit 0 = CMPF0 PWM0 Compare Flag.
PWM output control register (PWMCR)
Reset Value: 0000 0000 (00h)
Bits 7:1 = Reserved, must be kept cleared.
Bit 0 = OE0 PWM0 Output enable.
Table 32.
Address
(Hex.)
0D
0E
0F
10
This bit is read/write by software and cleared by hardware after a reset. This bit selects
the polarity of the PWM0 signal.
0: The PWM0 signal is not inverted.
1: The PWM0 signal is inverted.
This bit is set by hardware and cleared by software by reading the PWM0CSR register.
It indicates that the upcounter value matches the DCR0 register value.
0: Upcounter value does not match DCR value.
1: Upcounter value matches DCR value.
This bit is set and cleared by software.
0: PWM0 output Alternate Function disabled (I/O pin free for general purpose I/O)
1: PWM0 output enabled
7
0
7
0
ATCSR
Reset value
CNTRH
Reset
Value
CNTRL
Reset value
ATRH
Reset
Value
Register
Register map and reset values
label
0
0
CN7
7
0
0
0
0
0
0
CN6
6
0
0
0
0
0
0
Read/Write
Read/Write
CN5
5
0
0
0
0
CK1
CN4
0
0
4
0
0
0
0
ATR11
CN11
CN3
CK0
3
0
0
0
0
0
0
ST7LITEU05 ST7LITEU09
ATR10
CN10
OVF
CN2
2
0
0
0
0
OP0
0
OVFIE
ATR9
CN9
CN1
1
0
0
0
0
CMPF0
OE0
CMPIE
ATR8
0
0
CN8
CN0
0
0
0
0
0