NUMICRO-SDK Nuvoton Technology Corporation of America, NUMICRO-SDK Datasheet - Page 521

KIT EVAUATION NUC100/120/130/140

NUMICRO-SDK

Manufacturer Part Number
NUMICRO-SDK
Description
KIT EVAUATION NUC100/120/130/140
Manufacturer
Nuvoton Technology Corporation of America
Series
NuMicro™r
Type
MCUr
Datasheets

Specifications of NUMICRO-SDK

Contents
Board, Cable, CD, Nu-Link
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
NUC100, NUC120, NUC130, NUC140

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
NUMICRO-SDK
Manufacturer:
Nuvoton Technology Corporation
Quantity:
135
Part Number:
NUMICRO-SDK
Manufacturer:
NuvoTon
Quantity:
69
[20:19]
[18:8]
[7:6]
[5:4]
[3:2]
[1]
[0]
NuMicro™ NUC100 Series Technical Reference Manual
APB_TWS
Reserved
DAD_SEL
SAD_SEL
MODE_SEL
SW_RST
PDMACEN
Peripheral transfer Width Select
00 = One word (32 bits) is transferred for every PDMA operation.
01 = One byte (8 bits) is transferred for every PDMA operation.
10 = One half-word (16 bits) is transferred for every PDMA operation.
11 = Reserved.
Note: This field is meaningful only when MODE_SEL is IP to Memory mode (APB-to-
Memory) or Memory to IP mode (Memory-to-APB).
Reserved
Transfer Destination Address Direction Select
00 = Transfer Destination address is increasing successively.
01 = Reserved.
10 = Transfer Destination address is fixed (This feature can be used when data where
11 = Reserved.
Transfer Source Address Direction Select
00 = Transfer Source address is increasing successively.
01 = Reserved.
10 = Transfer Source address is fixed (This feature can be used when data where
11 = Reserved.
PDMA Mode Select
00 = Memory to Memory mode (Memory-to-Memory).
01 = IP to Memory mode (APB-to-Memory).
10 = Memory to IP mode (Memory-to-APB).
Software Engine Reset
0 = Writing 0 to this bit has no effect.
1 = Writing 1 to this bit will reset the internal state machine, pointers and internal buffer.
PDMA Channel Enable
Setting this bit to 1 enables PDMA’s operation. If this bit is cleared, PDMA will ignore
all PDMA request and force Bus Master into IDLE state.
Note: SW_RST(PDMA_CSRx[1], x= 0~8) will clear this bit
The contents of control register will not be cleared. This bit will auto clear after few
clock cycles.
transferred from multiple sources to a single destination).
transferred from a single source to multiple destinations).
- 521 -
Publication Release Date: Oct 22, 2010
Revision V1.06

Related parts for NUMICRO-SDK