PIC32MX695F512L-80I/BG Microchip Technology, PIC32MX695F512L-80I/BG Datasheet - Page 67

• Manufacturer Part Number: PIC32MX695F512L-80I/BG
• Description: IC, 32BIT MCU, PIC32, 80MHZ, BGA-100
• Manufacturer: Microchip Technology
• Series: PIC® 32MXr

Specifications of PIC32MX695F512L-80I/BG

• Controller Family/series: PIC32
• Ram Memory Size: 128KB
• Cpu Speed: 80MHz
• No. Of Timers: 5
• Interface: I2C, SPI, UART, USB
• No. Of Pwm Channels: 5
• Core Size: 32 Bit
• Program Memory Size: 512 KB
• Core Processor: MIPS32® M4K™
• Speed: 80MHz
• Connectivity: Ethernet, I²C, SPI, UART/USART, USB OTG
• Peripherals: Brown-out Detect/Reset, DMA, POR, PWM, WDT
• Program Memory Type: FLASH
• Ram Size: 128K x 8
• Voltage - Supply (vcc/vdd): 2.3 V ~ 3.6 V
• Data Converters: A/D 16x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 121-TFBGA
• Embedded Interface Type: I2C, SPI, UART, USB
• Rohs Compliant: Yes
• Processor Series: PIC32MX6xx
• Core: MIPS
• 3rd Party Development Tools: 52713-733, 52714-737
• Development Tools By Supplier: PG164130, DV164035, DV244005
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of I /o: -
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

TABLE 4-12:
Legend:
Note
5400 I2C2CON
5410 I2C2STAT
5420 I2C2ADD
5430 I2C2MSK
5440 I2C2BRG
5450 I2C2TRN
5460 I2C2RCV
1:
x = unknown value on Reset; — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal.
All registers in this table except I2CxRCV have corresponding CLR, SET, and INV Registers at their virtual addresses, plus offsets of 0x4, 0x8, and 0xC, respectively. See Section 12.1.1 “CLR, SET and INV
Registers” for more information.
31:16
31:16
31:16
31:16
31:16
31:16
31:16
15:0
15:0 ACKSTAT
15:0
15:0
15:0
15:0
15:0
I2C2 REGISTER MAP FOR PIC32MX575F512L, PIC32MX575F256L, PIC32MX675F512L, PIC32MX695F512L, AND
PIC32MX795F512L DEVICES
31/15
ON
—
—
—
—
—
—
—
—
—
—
—
—
TRSTAT
30/14
FRZ
—
—
—
—
—
—
—
—
—
—
—
—
29/13
SIDL
—
—
—
—
—
—
—
—
—
—
—
—
—
SCLREL
28/12
—
—
—
—
—
—
—
—
—
—
—
—
—
(1)
STRICT
27/11
—
—
—
—
—
—
—
—
—
—
—
—
26/10
A10M
BCL
—
—
—
—
—
—
—
—
—
—
—
GCSTAT
DISSLW
25/9
—
—
—
—
—
—
—
—
—
ADD10
SMEN
24/8
—
—
—
—
—
—
—
—
—
Bits
IWCOL
GCEN
23/7
—
—
—
—
—
—
—
STREN
I2COV
22/6
I2C2BRG<11:0>
—
—
—
—
—
—
—
ACKDT
21/5
D/A
—
—
—
—
—
—
—
ADD<9:0>
MSK<9:0>
ACKEN
I2CT1DATA<7:0>
I2CR1DATA<7:0>
20/4
—
—
—
—
—
—
—
P
RCEN
19/3
—
—
—
—
—
—
—
S
18/2
PEN
R/W
—
—
—
—
—
—
—
RSEN
17/1
RBF
—
—
—
—
—
—
—
16/0
SEN
TBF
—
—
—
—
—
—
—
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000
0000