PN5120A0HN1/C1 NXP Semiconductors, PN5120A0HN1/C1 Datasheet - Page 22

no-image

PN5120A0HN1/C1

Manufacturer Part Number
PN5120A0HN1/C1
Description
RF Wireless Misc COMBO ANALOG/DIGI IC
Manufacturer
NXP Semiconductors
Type
Transmission Moduler
Datasheet

Specifications of PN5120A0HN1/C1

Package / Case
HVQFN EP
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 30 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
PN5120A0HN1/C1,157

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PN5120A0HN1/C1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PN5120A0HN1/C1,118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PN5120A0HN1/C1Ј¬118
Manufacturer:
NXP
Quantity:
6 000
Part Number:
PN5120A0HN1/C1Ј¬151
Manufacturer:
PH3
Quantity:
3 920
NXP Semiconductors
111334
Product data sheet
8.2.1.12 WaterLevelReg
8.2.1.13 ControlReg
Defines the level for FIFO under- and overflow warning.
Table 29.
Table 30.
Miscellaneous control bits.
Table 31.
Table 32.
Bit
7 to 6
5 to 0
Bit
7
6
5
4
3
2 to 0
Access
Access
Rights
Rights
Symbol
TStopNow
TStartNow
WrNFCIDtoFIFO
Initiator
-
RxLastBits
TStopNow TStartNow
Symbol
-
WaterLevel
WaterLevelReg register (address 0Bh); reset value: 08h, 00001000b
Description of WaterLevelReg bits
ControlReg register (address 0Ch); reset value: 00h, 00000000b
Description of ControlReg bits
RFU
7
0
w
7
Rev. 3.4 — 8 September 2009
RFU
6
0
Description
Reserved for future use.
This register defines a warning level to indicate a FIFO-buffer over- or
underflow:
The bit HiAlert in Status1Reg is set to logic 1, if the remaining number
of bytes in the FIFO-buffer space is equal or less than the defined
number of WaterLevel bytes.
The bit LoAlert in Status1Reg is set to logic 1, if equal or less than
WaterLevel bytes are in the FIFO.
Note: For the calculation of HiAlert and LoAlert see
w
6
Description
Set to logic 1, the timer stops immediately.
Reading this bit will always return 0.
Set to logic 1 starts the timer immediately.
Reading this bit will always return 0.
Set to logic 1, the internal stored NFCID (10 bytes) is copied into the
FIFO.
Afterwards the bit is cleared automatically
Set to logic 1, the PN512 acts as initiator, otherwise it acts as target
Reserved for future use.
Shows the number of valid bits in the last received byte. If zero, the
whole byte is valid.
r/w
WrNFCIDtoFIFO
5
dy
5
r/w
4
Initiator
r/w
r/w
3
WaterLevel
4
RFU
3
0
r/w
2
Transmission Module
2
r
© NXP B.V. 2010. All rights reserved.
Table 21
r/w
RxLastBits
1
PN512
1
r
22 of 131
r/w
PUBLIC
0
0
r

Related parts for PN5120A0HN1/C1