PN5120A0HN1/C1 NXP Semiconductors, PN5120A0HN1/C1 Datasheet - Page 77

no-image

PN5120A0HN1/C1

Manufacturer Part Number
PN5120A0HN1/C1
Description
RF Wireless Misc COMBO ANALOG/DIGI IC
Manufacturer
NXP Semiconductors
Type
Transmission Moduler
Datasheet

Specifications of PN5120A0HN1/C1

Package / Case
HVQFN EP
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 30 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
PN5120A0HN1/C1,157

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PN5120A0HN1/C1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PN5120A0HN1/C1,118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PN5120A0HN1/C1Ј¬118
Manufacturer:
NXP
Quantity:
6 000
Part Number:
PN5120A0HN1/C1Ј¬151
Manufacturer:
PH3
Quantity:
3 920
NXP Semiconductors
111334
Product data sheet
10.4.13 PN512 at lower speed modes
10.5.1 Overview of supported host controller interfaces
10.5.2 Separated Read/Write strobe
10.5 8-bit parallel interface
PN512 is fully downwards compatible, and can be connected to an F/S mode I
system. As no master code will be transmitted in such a configuration, the device stays in
F/S mode and communicates at F/S mode speeds.
The PN512 supports two different types of 8-bit parallel interfaces, Intel and Motorola
compatible modes.
The PN512 supports direct interfacing to various μ-Controllers. The following table shows
the parallel interface types supported by the PN512.
Table 149. Supported interface types
For timing requirements refer to
Supported interface types
Separated Read and Write
Strobes (INTEL compatible)
Multiplexed Read and Write
Strobe (Motorola compatible)
Fig 26. Connection to host controller with separated Read/Write strobes
LOW
LOW
LOW
HIGH
Non Multiplexed
HIGH
HIGH
Adress Latch Enable (ALE)
Not Write (NWR)
Not Read Strobe (NRD)
Address
Multiplexed Address/
Data (AD0...AD7)
Remark: *depending on the package type.
Decoder
Address
Rev. 3.4 — 8 September 2009
Bus
control
address
data
control
address
data
NCS
A3
A2
A1
A0
D0...D7
ALE
NRD
NWR
A5*
A4*
Section 24.10 “8-bit parallel interface
PN512
Separated Address and
Data Bus
NRD, NWR, NCS
A0 … A3 [..A5*]
D0 … D7
R/NW, NDS, NCS
A0 … A3 [..A5*]
D0 … D7
\Not Write (NWR)
Not Data Strobe (NRD)
Address Bus (A0...A3[A5*])
HIGH
Data Bus (D0...D7)
Address Bus
Address
Decoder
Multiplexed Address
and Data Bus
NRD, NWR, NCS, ALE
AD0 … AD7
AD0 … AD7
R/NW, NDS, NCS, AS
AD0 … AD7
AD0 … AD7
Transmission Module
timing”.
© NXP B.V. 2010. All rights reserved.
NCS
D0...D7
ALE
NRD
NWR
A0...A3[A5*]
PN512
PN512
2
C-bus
77 of 131
PUBLIC

Related parts for PN5120A0HN1/C1