PN5120A0HN1/C1 NXP Semiconductors, PN5120A0HN1/C1 Datasheet - Page 42

no-image

PN5120A0HN1/C1

Manufacturer Part Number
PN5120A0HN1/C1
Description
RF Wireless Misc COMBO ANALOG/DIGI IC
Manufacturer
NXP Semiconductors
Type
Transmission Moduler
Datasheet

Specifications of PN5120A0HN1/C1

Package / Case
HVQFN EP
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 30 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
PN5120A0HN1/C1,157

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PN5120A0HN1/C1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PN5120A0HN1/C1,118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PN5120A0HN1/C1Ј¬118
Manufacturer:
NXP
Quantity:
6 000
Part Number:
PN5120A0HN1/C1Ј¬151
Manufacturer:
PH3
Quantity:
3 920
NXP Semiconductors
111334
Product data sheet
8.2.3.4 ModWidthReg
8.2.3.5 TxBitPhaseReg
Controls the modulation width settings.
Table 77.
Table 78.
Adjust the bitphase at 106 kbit during transmission.
Table 79.
Table 80.
Bit
7 to 0
Bit
7
6 to 0
Access
Access
Rights
Rights
RcvClkChange
Symbol
ModWidth
Symbol
RcvClkChange
TxBitPhase
ModWidthReg register (address 24h); reset value: 26h, 00100110b
Description of ModWidthReg bits
TxBitPhaseReg register (address 25h); reset value: 87h, 10000111b
Description of TxBitPhaseReg bits
r/w
7
r/w
7
Rev. 3.4 — 8 September 2009
r/w
6
Description
These bits define the width of the Miller modulation as initiator in Active
and Passive Communication mode as multiples of the carrier
frequency (ModWidth +1/fc). The maximum value is half the bit period.
Acting as a target in Passive Communication mode at 106 kbit or in
Card Operating mode for ISO/IEC 14443A/MIFARE these bits are
used to change the duty cycle of the subcarrier frequency.
The resulting number of carrier periods are calculated according to the
following formulas:
Description
Set to logic 1, the demodulator’s clock is derived by the external RF
field.
These bits are representing the number of carrier frequency clock
cycles, which are added to the waiting period before transmitting
data in all communication modes. TXBitPhase is used to adjust the
TX bit synchronization during passive NFCIP-1 communication mode
at 106 kbit and in ISO/IEC 14443A/MIFARE card mode.
LOW value: #clocksLOW=(ModWidth modulo 8)+1.
HIGH value: #clocksHIGH=16-#clocksLOW.
r/w
6
r/w
5
r/w
5
r/w
4
ModWidth
r/w
4
TxBitPhase
r/w
3
r/w
3
r/w
2
r/w
2
Transmission Module
© NXP B.V. 2010. All rights reserved.
r/w
1
r/w
1
PN512
42 of 131
r/w
r/w
PUBLIC
0
0

Related parts for PN5120A0HN1/C1