IPSERIALLITE Altera, IPSERIALLITE Datasheet - Page 46

• Manufacturer Part Number: IPSERIALLITE
• Manufacturer: Altera

Specifications of IPSERIALLITE

• Lead Free Status / RoHS Status: Not Compliant

SerialLite Link Configuration
3–14
SerialLite MegaCore Function User Guide
Minimum Maximum Default
Table 3–5. Bit Rate Values (Mbps)
500
3125
3125
Clock & Data Rates
A SerialLite link can be characterized by a number of clock or data rates
or frequencies. Clarification of these various rates and what they are
called can help eliminate confusion.
System Clock & Bit Rate
A SerialLite link has two distinct clock rates: the system clock rate and the
bit rate. The system clock rate is the rate of the clock you drive directly via
the CLK input to the SerialLite MegaCore function. This clock controls the
FPGA logic and acts as a reference clock to the PLLs. The PLLs boost this
clock rate by 20 times to generate the bit rate, which drives the high-speed
serial lines. The Parameterize - SerialLite MegaCore Function wizard asks
you for the serial bit rate you want to use, and then reports to you the
system clock rate required to generate that bit rate. For example, if you
enter 3125 MHz as your desired bit rate, then you need to clock the CLK
signal at 156.25 MHz (see
Figure 3–9. Bit Rate & System Clock Frequency
Each lane moves data at the bit rate
The overall bandwidth can be adjusted by changing the system clock rate,
but other system requirements may make that impractical. Even if
practical, the system clock rate cannot be set above 156.25 MHz (1/20 of
the maximum rated bit rate, 3.125 Gbps). Additionally, if the SerialLite
logic is being instantiated in a device that contains a lot of other logic or a
slower-speed device, the maximum attainable speed may be lower than
156.25 MHz. In these circumstances, an additional lane is needed to
increase bandwidth.
This is 20 times faster than the system clock, and somewhat faster than the
effective data rate, depending on the features selected.
MegaCore Function Version 1.1.0
Figure
3–9).
Description
(Table 3–5
shows the bit rate values).
Altera Corporation
August 2005