IPSERIALLITE Altera, IPSERIALLITE Datasheet - Page 49
IPSERIALLITE
Manufacturer Part Number
IPSERIALLITE
Description
Manufacturer
Altera
Datasheet
1.IPSERIALLITE.pdf
(120 pages)
Specifications of IPSERIALLITE
Lead Free Status / RoHS Status
Not Compliant
- Current page: 49 of 120
- Download datasheet (2Mb)
Specifications
Altera Corporation
August 2005
Minimum Maximum
Table 3–6. Lane Count Values
1
16
Default
1
Table 3–6
Adjusting Frequency for Best Simulation
The SerialLite MegaCore function is implemented in Stratix GX devices,
using the ALTGXB transceivers. In order for the transceiver to be
simulated accurately cycle for cycle, the system clock rate must be
convertible to a clock period that is an integral number of picoseconds.
For example, 156.25 MHz corresponds to a period of 6,400 picoseconds,
and 156 MHz corresponds to a period of 6,410.256 picoseconds, which is
rounded to 6,410. In the latter case, the specified frequency and the
underlying period do not correspond exactly, and the simulation may
occasionally miss a byte. For this reason, best simulation is achieved by
using a clock rate (or bit rate) that results in a picosecond-integer period.
If you enter a bit rate that does not correspond to a picosecond-integer
period, then a checkbox is available that allows you to use the next
highest frequency with a picosecond-integer period.
adjustment options.
If you turn on the option, then that adjusted frequency is used. If you do
not turn on the option, then the frequency you entered is used, and
simulation could occasionally miss a byte.
1
Enabled
Disabled
Table 3–7. Frequency Adjustment Options
The number of lanes that are instantiated in the SerialLite MegaCore
function variation.
Option
MegaCore Function Version 1.1.0
The device always operates correctly, and never loses any bytes,
regardless of the frequency selected. Only simulation is affected.
shows the allowed lane count values.
Ensures that the bit rate entered corresponds to a
picosecond-integer system clock period. If necessary, the
entered value is adjusted up to the closest bit rate with such
a correspondence. This is the default setting.
Makes no change to the bit rate entered. If the system clock
period is not a picosecond integer, simulation may
occasionally miss bytes. The device always operates
correctly and never misses bytes.
SerialLite MegaCore Function User Guide
Description
Description
Table 3–7
shows the
3–17
Related parts for IPSERIALLITE
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: