DS33R41+ Maxim Integrated Products, DS33R41+ Datasheet - Page 287

• Manufacturer Part Number: DS33R41+
• Description: IC TXRX ETHERNET MAP 400-BGA
• Manufacturer: Maxim Integrated Products
• Type: Transceiverr

Specifications of DS33R41+

• Number Of Drivers/receivers: 4/4
• Protocol: T1/E1/J1
• Voltage - Supply: 3.14 V ~ 3.47 V
• Mounting Type: Surface Mount
• Package / Case: 400-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit 7: Transmit Pattern Load (TC). A low-to-high transition loads the pattern generator with the pattern that is to
be generated. This bit should be toggled from low to high whenever the host wishes to load a new pattern. Must be
cleared and set again for subsequent loads.
Bit 6: Transmit Invert-Data Enable (TINV)
Bit 5: Receive Invert-Data Enable (RINV)
Bits 4 to 2: Pattern Select Bits (PS2 to PS0)
Bit 1: Load Bit and Error Counters (LC). A low-to-high transition latches the current bit and error counts into
registers TR.BBC1/TR.BBC2/TR.BBC3/TR.BBC4 and TR.BEC1/TR.BEC2/TR.BEC3 and clears the internal count.
This bit should be toggled from low to high whenever the host wishes to begin a new acquisition period. Must be
cleared and set again for subsequent loads.
Bit 0: Force Resynchronization (RESYNC). A low-to-high transition forces the receive BERT synchronizer to
resynchronize to the incoming data stream. This bit should be toggled from low to high whenever the host wishes
to acquire synchronization on a new pattern. Must be cleared and set again for a subsequent resynchronization.
PS2
0
0
0
0
1
1
1
1
PS1
0 = do not invert the outgoing data stream
1 = invert the outgoing data stream
0 = do not invert the incoming data stream
1 = invert the incoming data stream
0
0
1
1
0
0
1
1
TC
PS0
7
0
0
1
0
1
0
1
0
1
Pseudorandom 2E7 - 1
Pseudorandom 2E11 - 1
Pseudorandom 2E15 - 1
Pseudorandom pattern QRSS. A 2
restrictions.
Repetitive pattern
Alternating word pattern
Modified 55 octet (Daly) pattern. The Daly pattern is a repeating 55 octet
pattern that is byte-aligned into the active DS0 time slots. The pattern is
defined in an ATIS (Alliance for Telecommunications Industry Solutions)
Committee T1 Technical Report Number 25 (November 1993).
Pseudorandom 2E9 – 1
TR.BC1
BERT Control Register 1
E0h
TINV
6
0
RINV
5
0
Pattern Definition
287 of 335
PS2
4
0
20
- 1 pattern with 14 consecutive zero
PS1
3
0
PS0
2
0
LC
1
0
RESYNC
0
0