PIC17C756A-33/L Microchip Technology Inc., PIC17C756A-33/L Datasheet - Page 230

no-image

PIC17C756A-33/L

Manufacturer Part Number
PIC17C756A-33/L
Description
68 PIN, 32 KB OTP, 902 RAM, 50 I/O
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC17C756A-33/L

A/d Inputs
12-Channel, 10-Bit
Cpu Speed
8.25 MIPS
Eeprom Memory
0 Bytes
Input Output
52
Interface
I2C/SPI/USART
Memory Type
OTP
Number Of Bits
8
Package Type
68-pin PLCC
Programmable Memory
32K Bytes
Ram Size
902 Bytes
Speed
16 MHz
Timers
2-8-bit, 2-16-bit
Voltage, Range
3-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC17C756A-33/L
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC17C756A-33/L
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC17C756A-33/L-G
Manufacturer:
MICOROCHIP
Quantity:
1 000
Part Number:
PIC17C756A-33/L-G
Manufacturer:
MICOROCHIP
Quantity:
20 000
PIC17C7XX
TLWT
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Q Cycle Activity:
Example:
DS30289B-page 230
Before Instruction
After Instruction
Before Instruction
After Instruction
Decode
t
RAM
TBLAT
RAM
TBLAT
t
RAM
TBLAT
RAM
TBLAT
Q1
=
=
=
=
=
=
=
=
=
=
register ’f’
Table Latch Write
[ label ] TLWT t,f
0
t
If t = 0,
f
If t = 1,
f
None
Data from file register ’f’ is written into
the 16-bit table latch (TBLAT).
If t = 1; high byte is written
If t = 0; low byte is written
This instruction is used in conjunction
with TABLWT to transfer data from data
memory to program memory.
1
1
TLWT
Read
1010
Q2
0
0xB7
0x0000
0xB7
0x00B7
1
0xB7
0x0000
0xB7
0xB700
[0,1]
f
TBLATL;
TBLATH
255
t, RAM
01tx
(TBLATH = 0x00)
(TBLATL = 0x00)
(TBLATL = 0xB7)
(TBLATH = 0x00)
(TBLATL = 0x00)
(TBLATL = 0x00)
(TBLATH = 0x00)
(TBLATH = 0xB7)
Process
Data
Q3
ffff
TBLATH or
TBLATL
register
Write
Q4
ffff
TSTFSZ
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Q Cycle Activity:
If skip:
Example:
Before Instruction
After Instruction
operation
Decode
PC = Address (HERE)
If CNT
If CNT
Q1
Q1
No
PC
PC
register ’f’
operation
Test f, skip if 0
[ label ] TSTFSZ f
0
skip if f = 0
None
If ’f’ = 0, the next instruction, fetched
during the current instruction execution,
is discarded and a NOP is executed,
making this a two-cycle instruction.
1
1 (2)
HERE
NZERO
ZERO
Read
0011
Q2
Q2
No
=
=
¼
=
f
2000 Microchip Technology Inc.
255
0x00,
Address (ZERO)
0x00,
Address (NZERO)
TSTFSZ
:
:
0011
operation
Process
Data
Q3
Q3
No
CNT
ffff
operation
operation
Q4
Q4
No
No
ffff

Related parts for PIC17C756A-33/L