PSB3186FV1.4 Infineon Technologies, PSB3186FV1.4 Datasheet - Page 28

no-image

PSB3186FV1.4

Manufacturer Part Number
PSB3186FV1.4
Description
ISDN Interface ISDN
Manufacturer
Infineon Technologies
Datasheet

Specifications of PSB3186FV1.4

Control Type
HDLC
Data Rate
192 Kbps
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Operating Supply Voltage
3.3 V
Package / Case
MQFP-64
Lead Free Status / Rohs Status
 Details
3.2
The ISAC-SX TE supports a serial or a parallel microcontroller interface. For applications
where no controller is connected to the ISAC-SX TE microcontroller interface
programming is done via the IOM-2 MONITOR channel from a master device. In such
applications the ISAC-SX TE operates in the IOM-2 slave mode (refer to the
corresponding chapter of the IOM-2 MONITOR handler). This mode is suitable for
control functions (e.g. programming registers of the S/T transceiver), but the bandwidth
is not sufficient for access to the HDLC controllers.
The interface selections are all done by pinstrapping (see
are evaluated when the reset input RES is active. For the pin levels stated in the tables
the following is defined:
’High’, ’Low’: dynamic pin; value must be ’High’ or ’Low’ only during reset
V
edge:
Table 3
Note: For a selected interface mode which doesn’t need all input selection and address
The interfaces contain all circuitry necessary for the access to programmable registers,
status registers and HDLC FIFOs. The mapping of all these registers can be found in
Chapter
The microcontroller interface also provides an interrupt request at pin INT which is low
active by default but can be reprogrammed to high active, a reset input pin RES and a
reset output pin RSTO.
The interrupt request pin INT becomes active if the ISAC-SX TE requests an interrupt
and this can occur at any time.
Data Sheet
(R/W)
’High’ ’High’
DD
V
WR
SS
, V
PINS
pins the unused pins must be tied to V
SS
4.
:
(DS)
V
RD
Microcontroller Interfaces
SS
static pin; pin must statically be strapped to ’High’ or ’Low’ level
dynamic pin; any transition (’High’ to ’Low’, ’Low’ to ’High’) has occured
Host Interface Selection
Serial /Parallel
Host Interface
Interface
Parallel
Serial
No
‘High’
’High’
V
CS
SS
PINS
edge
ALE
28
V
V
V
V
DD
SS
SS
SS
DD
or V
Description of Functional Blocks
SS
Serial Control Interface(SCI)
.
IOM-2 MONITOR Channel
Siemens/Intel Non-Mux
Table
Siemens/Intel Mux
(Slave Mode)
Type/Mode
Interface
Motorola
3). The selection pins
PSB 3186
PSF 3186
2000-08-23

Related parts for PSB3186FV1.4