cs5535 National Semiconductor Corporation, cs5535 Datasheet - Page 218

no-image

cs5535

Manufacturer Part Number
cs5535
Description
Geode Cs5535 Companion Multi-function South Bridge
Manufacturer
National Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cs5535-KSZ
Manufacturer:
CIRRUSLOGIC
Quantity:
20 000
Part Number:
cs5535-UDC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
cs5535-UDCF
Manufacturer:
AMD
Quantity:
20 000
www.national.com
GLPCI_SB Register Descriptions
5.2.1.5
MSR Address
Type
Reset Value
63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
63:50
49:48
47:35
34:32
31:6
Bit
5:4
3:2
GeodeLink Device Power Management MSR (GLPCI_GLD_MSR_PM)
Name
RSVD (RO)
IOMODEA
RSVD (RO)
RSVD
RSVD (RO)
PMODE2
PMODE1
51000004h
R/W
00000000_00000000h
RSVD
Description
Reserved (Read Only). Returns 0.
I/O Mode A Control. These bits determine how the associated PCI inputs and outputs
will behave when the PMC asserts two internal signals that are controlled by PMS I/O
Offset 20h and 0Ch. The list of affected signals is given in Table 3-11 "Sleep Driven PCI
Signals" on page 71.
00: No gating of I/O cells during a Sleep sequence (Default).
01: During a power management Sleep sequence, force inputs to their non-asserted
10: During a power management Sleep sequence, force inputs to their non-asserted
11: Immediately and unconditionally, force inputs to their not asserted state, and park
Reserved (Read Only). Returns 0.
Reserved. Write as read.
Reserved (Read Only). Returns 0.
Power Mode 2. Power mode for PCI-fast clock domain.
00: Disable clock gating. Clocks are always on.
01: Enable active hardware clock gating. Clock goes off whenever this module’s circuits
10: Reserved.
11: Reserved.
Power Mode 1. Power mode for PCI clock domain.
00: Disable clock gating. Clocks are always on.
01: Enable active hardware clock gating. Clock goes off whenever this module’s circuits
10: Reserved.
11: Reserved.
state when PM_IN_SLPCTL is enabled.
state when PM_IN_SLPCTL is enabled, and park (force) outputs low when
PM_OUT_SLPCTL is enabled.
(force) outputs low.
are not busy.
are not busy.
GLPCI_GLD_MSR_PM Bit Descriptions
CLPCI_GLD_MSR_PM Register Map
RSVD
(Continued)
MODEA
IO
218
9
RSVD
8
7
6
MODE2
5
P
4
MODE1
3
P
2
Revision 0.8
MODE0
1
P
0

Related parts for cs5535