cs5535 National Semiconductor Corporation, cs5535 Datasheet - Page 483

no-image

cs5535

Manufacturer Part Number
cs5535
Description
Geode Cs5535 Companion Multi-function South Bridge
Manufacturer
National Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cs5535-KSZ
Manufacturer:
CIRRUSLOGIC
Quantity:
20 000
Part Number:
cs5535-UDC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
cs5535-UDCF
Manufacturer:
AMD
Quantity:
20 000
Revision 0.8
PMC Register Descriptions
5.18.2.5
ACPI I/O Offset
Type
Reset Value
PM_TMR is the data value register for the 32-bit timer running from the 3.579 MHz clock.
5.18.2.6
ACPI I/O Offset
Type
Reset Value
PM_GPE0_STS is the Status register for General Purpose Events. Status events are cleared by writing a 1 to the
appropriate FLAG bit. Writing 0 has no effect. By convention, bits [23:0] are associated with the Working domain while bits
[31:24] are associated with Standby domain. During Standby, bits [23:0] are unconditionally cleared. These events are all
individually enabled and then ORed together to form the System Control Interrupt (SCI).
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
15:8
31:0
Bit
7:1
Bit
0
PM Timer (PM_TMR)
General Purpose Events Status 0 (PM_GPE0_STS)
Name
RSVD
RSVD
ARB_DIS
Name
TMR_VAL (RO)
10h
RO
00000000h
18h
R/W
00000000h
Description
Reserved. ACPI defines this as an 8-bit register. It has been extended so that all PML
registers are at least 16 bits. Writes to these bits are a “don’t care”. Reads always
return 0.
Reserved. By convention write 0, but other values are “don’t care”. Reads return 0
value.
System Arbiter Disable. Disables when high. Reads return value written.
This bit is required by the ACPI specification, but internally is not connected to any PM
logic.
Description
Timer Value (Read Only). This read only counter is driven by the 3.579545 MHz clock.
Writes are always a “don’t care”.
The counter runs continuously as long as the system is in the Working state; otherwise,
counting is stopped. It stops counting when SUSP# is asserted and starts counting
when SUSPA# has been de-asserted after having been asserted. The value in this reg-
ister is lost in the Standby state.
(Continued)
PM2_CNT Bit Descriptions
PM_TMR Bit Descriptions
PM_TMR Register Map
TMR_VAL
483
9
8
7
6
5
4
3
www.national.com
2
1
0

Related parts for cs5535