ml7084-001 Oki Semiconductor, ml7084-001 Datasheet - Page 79

no-image

ml7084-001

Manufacturer Part Number
ml7084-001
Description
4ch Voip Codec
Manufacturer
Oki Semiconductor
Datasheet
B0: Operation start control register
OKI Semiconductor
Note:
The wait time of the AVREF rise time (tAVREF) or longer is required until OPE_STAT can be set to “1” after
the cancellation of a power down reset by PDNB. See Figure 1 for the AVREF rise time (tAVREF) or longer.
The initial mode is entered when download of the DSP firmware is completed normally. In the initial mode, it
When this bit is set to “1” after completing the writing of data in the control registers and the internal data
Also, if modifying the control registers and the internal data memory again after setting this bit to “1”, do so
becomes possible to modify the contents of the control registers and the internal data memory. Read out the
initial mode display register (READY) repeatedly and start modifying the contents of the control registers and
the internal data memory after detecting a “1” in this bit.
memory, READYis set to “0” and the normal operation mode is initiated.
after making a transition to the normal operation mode.
0: Operation hold
1: Operation start
FEDL7224-001FULL-01
ML7224-001TC
79/225

Related parts for ml7084-001