ch7019 Chrontel, ch7019 Datasheet - Page 28

no-image

ch7019

Manufacturer Part Number
ch7019
Description
Ch7019 Tv Encoder / Lvds Transmitter
Manufacturer
Chrontel
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ch7019A-T
Manufacturer:
CHRONTEL
Quantity:
1
Part Number:
ch7019B-T
Manufacturer:
CHRONTEL
Quantity:
717
Part Number:
ch7019B-TF
Manufacturer:
CHRONTEL
Quantity:
20 000
CHRONTEL
The power up sequence can occur only if (a) XCLK is not missing, (b) there are no missing HSYNC and VSYNC, (c)
the PLL CLOCK is stable, and (d) PANEN is set to 1. The power down sequence happens if any of those conditions fails.
The power up sequence can also occur if the panel protection circuitry is bypassed.
The panel protection circuitry is comprised of a LOCKDET block, which detects an unstable clock from the LVDS PLL,
a SYNCDET block, which detects missing inputs HSYNC and VSYNC, and an XCLK Detect block, which detects
missing XCLK. XCLK stability (assuming it is not missing) is determined by the number of PLL unlock signals
generated within one frame. This number is programmable via serial port using the BGLMT register (register 7Fh).
The SYNCDET block consists of counters to count HSYNC and VSYNC pulses. One counter is used to count the
number of HSYNC pulses per frame over 3 frames. The end counts for all 3 frames must be equal to enable the power up
sequence. In addition, the SYNCDET block checks for the presence of VSYNC and HSYNC. If VSYNC is missing for 2
frames or if HSYNC is missing for 32us the power up sequence is disabled. Conversely, if the panel has already been
enabled and if the check of the number of HSYNC pulses over 3 frames yields different counts for any frame or if
VSYNC is missing for 2 frames or if HSYNC is missing for 32us the CH7019 will go into a power down sequence.
28
FOSC (from oscillator)
HSYNC
VSYNC
LSYNCEN
FIFO
Detect
XCLK
DETECT
LVDS
PLL
SYNC
Figure 19: Detection Circuits for Panel Protection
XCLK
LOCK
Power Sequencing
CLKDETD
DETECT
LOCK
XCLK
Register 66h
LSYNCEN
LPFORC
SYNCST
LPLOCK
PANEN
LPLEN
BKLEN
LOCKST
LPFORC
LPLEN
Note:
1) LOCKST will be logic
low if either XCLK or the
LVDS PLL output is
unstable.
2) SYNCST will be logic
low if either Hsync or
Vsync is unstable or
missing.
0
1
MUX
201-0000-048
ENAVDD
ENABKL
Rev. 2.4, 12/18/2006
CH7019B

Related parts for ch7019