MC9S12NE64CPV Freescale Semiconductor, MC9S12NE64CPV Datasheet - Page 459

• Manufacturer Part Number: MC9S12NE64CPV
• Description: IC MCU 25MHZ ETHERNT/PHY 112LQFP
• Manufacturer: Freescale Semiconductor
• Series: HCS12r

Specifications of MC9S12NE64CPV

• Mfg Application Notes: MC9S12NE64 Integrated Ethernet Controller Implementing an Ethernet Interface with the MC9S12NE64 Web Server Development with MC9S12NE64 and Open TCP
• Core Processor: HCS12
• Core Size: 16-Bit
• Speed: 25MHz
• Connectivity: EBI/EMI, Ethernet, I²C, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 70
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.375 V ~ 3.465 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 112-LQFP
• Data Bus Width: 16 bit
• Data Ram Size: 8 KB
• Interface Type: I2C, SCI, SPI
• Maximum Clock Frequency: 25 MHz
• Number Of Programmable I/os: 70
• Number Of Timers: 16 bit
• Operating Supply Voltage: - 0.3 V to + 3 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 65 C
• On-chip Adc: 10 bit
• For Use With: EVB9S12NE64E - BOARD EVAL FOR 9S12NE64DEMO9S12NE64E - DEMO BOARD FOR 9S12NE64
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: No RoHS Version Available

Figure 17-9
target, there is up to a one clock-cycle delay from the host-generated falling edge on BKGD to the start of
the bit time as perceived by the target. The host initiates the bit time but the target finishes it. Because the
target wants the host to receive a logic 0, it drives the BKGD pin low for 13 target clock cycles then briefly
drives it high to speed up the rising edge. The host samples the bit level about 10 target clock cycles after
starting the bit time.
Freescale Semiconductor
TARGET SYSTEM
TARGET SYSTEM
SPEEDUP PULSE
TARGET SYS.
START OF BIT TIME
TARGET SYS.
START OF BIT TIME
BKGD PIN
DRIVE AND
BKGD PIN
SPEEDUP
DRIVE TO
BKGD PIN
DRIVE TO
BKGD PIN
CLOCK
CLOCK
PULSE
HOST
PERCEIVED
HOST
PERCEIVED
shows the host receiving a logic 0 from the target. Because the host is asynchronous to the
Figure 17-8. BDM Target-to-Host Serial Bit Timing (Logic 1)
Figure 17-9. BDM Target-to-Host Serial Bit Timing (Logic 0)
HIGH-IMPEDANCE
10 CYCLES
10 CYCLES
R-C RISE
MC9S12NE64 Data Sheet, Rev. 1.1
10 CYCLES
10 CYCLES
HIGH-IMPEDANCE
HOST SAMPLES
HIGH-IMPEDANCE
HOST SAMPLES
BKGD PIN
BKGD PIN
SPEEDUP PULSE
HIGH-IMPEDANCE
Functional Description
EARLIEST
START OF
NEXT BIT
EARLIEST
START OF
NEXT BIT
459