HD64F38024DV Renesas Electronics America, HD64F38024DV Datasheet - Page 26

IC H8/SLP MCU FLASH 80QFP

HD64F38024DV

Manufacturer Part Number
HD64F38024DV
Description
IC H8/SLP MCU FLASH 80QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300L SLPr
Datasheets

Specifications of HD64F38024DV

Core Processor
H8/300L
Core Size
8-Bit
Speed
10MHz
Connectivity
SCI
Peripherals
LCD, PWM, WDT
Number Of I /o
51
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
80-QFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F38024DV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
2.2.2
Table 2.2
Item
Pre-
processor
expansion
Object type Code =
Debugging
information
Section
name
Area of
string literal
to be output
Operation
size
expanded
interpre-
tation
Object file
output
specifica-
tion
12
Object Options
Command Line Format Dialog Menu
PREProcessor
DEBug
NODEBug
SEction = <sub>[,…]
<sub>:{
Program=<section name>
| Const=<section name>
| Data=<section name>
| Bss=<section name>
}
STring = { Const
CPUExpand [=V6]
NOCPUExpand
OBject [= <file name>]
NOOBject
Object Options
[= <file name>]
{ Machinecode
| Asmcode }
| Data }
C/C++ <Object>
[Output file type :]
C/C++ <Object>
[Output file type :]
C/C++ <Object>
[Generate debug
information]
C/C++ <Object>
[Section :]
C/C++ <Object>
[Store string data in :]
C/C++ <Object>
[Mul/Div operation
specification]
C/C++ <Object>
[Output directory :]
[Preprocessed source
[Machine code]
[Assembly source code]
[Program section (P)]
[Const section (C)]
[Data section (D)]
[Uninitialized data
file]
section (B)]
Specification
Outputs source program after
preprocessor expansion.
Outputs machine code program.
Outputs assembly-source
program.
Outputs debug information
Not output debug information
Program area section name
Constant area section name
Initialized data area section name
Non-initialized data area section
name
Outputs string literal to constant
section (C).
Outputs string literal to initialized
data section (D).
Multiplication and division are
code-generated by the CPU
instruction specifications.
Multiplication and division are
code-generated based on the
ANSI C-language specification.
Outputs an object file.
Not output an object file.

Related parts for HD64F38024DV