M30833FJFP#U5 Renesas Electronics America, M30833FJFP#U5 Datasheet - Page 96

IC M32C/83 MCU FLASH 100QFP

M30833FJFP#U5

Manufacturer Part Number
M30833FJFP#U5
Description
IC M32C/83 MCU FLASH 100QFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheets

Specifications of M30833FJFP#U5

Core Processor
M32C/80
Core Size
16/32-Bit
Speed
32MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, WDT
Number Of I /o
85
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
31K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 26x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-QFP
For Use With
R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30833FJFP#U5M30833FJFP#U3
Manufacturer:
VISHAY
Quantity:
4 300
Company:
Part Number:
M30833FJFP#U5M30833FJFP#U3
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
M30833FJFP#U5M30833FJFP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30833FJFP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R
R
M
e
E
3
. v
J
Figure 8.6 TCSPR and CPSRF Registers
2
0
1
9
C
3 .
B
8 /
0
1
3
0
3
J
G
4
a
0 -
n
o r
Clock Prescaler Reset Flag
Count Source Prescaler Register
b7
b7
3 .
1
u
, 1
3
p
b6
1
b6
NOTES:
2
(
M
0
b5
b5
2. Value of the TCSPR register is not reset by software reset or watchdog timer reset.
0
1. Rewrite the CNT3 to CNT0 bits after the CST bit is set to "1".
3
6
2
b4
b4
C
8 /
b3
b3
Page 71
, 3
b2
b2
M
b1
3
b1
2
b0
C
b0
f o
8 /
4
(b6 - b0)
3
(b6 - b4)
Symbol
8
CPSR
Symbol
CNT0
CNT1
CNT2
CNT3
) T
8
CST
Bit
Bit
Symbol
CPSRF
Symbol
TCSPR
Clock Prescaler Reset
Flag
Nothing is assigned. When write, set to "0".
When read, its content is indeterminate.
Division Rate
Select Bit
Operation Enable Bit
Nothing is assigned. When write, set to "0".
When read, its content is indeterminate.
Bit Name
Bit Name
(1)
Address
0341
Address
035F
16
16
When the CPSR bit is set to "1", f
divided by 32 is reset.
When read, its content is "0".
If setting value is n, f
the main clock, on-chip oscillator
clock or PLL clock by 2n.
When n is set to "0", no division is
selected.
0: Divider stops
1: Divider starts
After Reset
0XXX XXXX
After Reset
0XXX 0000
Function
Function
2n
(2)
2
is divided
2
8. Clock Generation Circuit
C
RW
RW
RW
RW
RW
RW
RW
RW
RW

Related parts for M30833FJFP#U5