HD6417034AFI20 Renesas Electronics America, HD6417034AFI20 Datasheet - Page 361

IC SUPERH MPU ROMLESS 112QFP

HD6417034AFI20

Manufacturer Part Number
HD6417034AFI20
Description
IC SUPERH MPU ROMLESS 112QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7030r
Datasheet

Specifications of HD6417034AFI20

Core Processor
SH-1
Core Size
32-Bit
Speed
20MHz
Connectivity
EBI/EMI, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
32
Program Memory Type
ROMless
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
112-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417034AFI20
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417034AFI20V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
TPC Output Non-Overlap Operation (Four-Phase Complementary Non-Overlap Output)
(Figure 11.7):
1. Set the GRA and GRB registers of the ITU that serves as output triggers as output compare
2. Write H'FFFF in PBCR1, write H'FF in NDERB, and set G3CMS1, G3CMS0, G2CMS1, and
3. When the selected ITU channel starts operating and a GRB compare match occurs, 1 output
4.
registers. Set the cycle in GRB and the non-overlap cycle time in GRA and select counter
clearing upon compare match B. Set the IMIEA bit in TIER to 1 to enable the IMIA interrupt.
G2CMS0 in TPCR to set the ITU compare match selected in step 1 as the output trigger. Set
the G3NOV and G2NOV bits in TPMR to 1 to set non-overlap operation. Write output data
H'95 in NDRB.
changes to 0 output; when a GRA compare match occurs, 0 output changes to 1 output. (The
change from 0 output to 1 output is delayed by the value set in GRA.) The IMIA interrupt
handling routine writes the next output data (H'65) in NDRB.
Four-phase complementary non-overlap output can be obtained by writing H'59, H'56, H'95…
at successive IMIA interrupts. If the DMA controller is set for activation by compare match,
pulse output can be obtained without imposing a load on the CPU.
Section 11 Programmable Timing Pattern Controller (TPC)
Rev. 7.00 Jan 31, 2006 page 333 of 658
REJ09B0272-0700

Related parts for HD6417034AFI20