UPD70F3768GF-GAT-AX Renesas Electronics America, UPD70F3768GF-GAT-AX Datasheet - Page 1076

• Manufacturer Part Number: UPD70F3768GF-GAT-AX
• Description: MCU 32BIT V850ES/JX3-U 128-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Ur

Specifications of UPD70F3768GF-GAT-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 48MHz
• Connectivity: CSI, EBI/EMI, I²C, UART/USART, USB
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 96
• Program Memory Size: 384KB (384K x 8)
• Program Memory Type: FLASH
• Ram Size: 48K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JG3-U, V850ES/JH3-U
R01UH0043EJ0300 Rev.3.00
Sep 30, 2010
Remarks 1. The above flowchart shows the case where the transfer by DMA channel 2 is from Endpoint2 to
2. n = 0, 1
3. ♦: Processing by hardware
internal data RAM, and the transfer by DMA channel 3 is from internal data RAM to Endpoint1.
m = 2, 3
Each bit cleared by reading
TC2 bit cleared by reading
DQBO1MS = 0 (UF0IDR)
Clearing DMA channel 2
DMA channel 2 transfer
Moving to INTDMA2
transfer completed?
TC2 = 1 (DCHC2)
DMA channel 2
transfer request
interrupt vector
*: After setting the number of
completion
UF0DMS1
DMA channel 2 transfers
DCHC2
(2)
(4)
Figure 20-32. DMA Processing by Bulk Transfer (OUT) (3/3)
Yes
No
INTUSBF0 interrupt occurred?
Reading UF0BO1 register
DQBO1MS = 1 (UF0IDR)
Reading UF0IS3 register
DBC2L = UF0BO1L − 1*
BKO1DT = 1 (UF0IS3)?
Setting DMA channel 2
Moving to INTUSBF0
Starting transfer of
E22 = 1 (DCHC2)
interrupt vector
DMA channel 2
BKO1NL = 1?
(UF0IS3)
(4)
CHAPTER 20 USB FUNCTION CONTROLLER (USBF)
Yes
Yes
Yes
No
No
No
An interrupt occurred when
receiving Endpoint2 data.
Confirm data reception.
Cancel transfer when
NULL packet is received.
Page 1076 of 1408