HD6473837H Renesas Electronics America, HD6473837H Datasheet - Page 224

IC H8 MCU OTP 60K 100QFP

HD6473837H

Manufacturer Part Number
HD6473837H
Description
IC H8 MCU OTP 60K 100QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Lr
Datasheet

Specifications of HD6473837H

Core Processor
H8/300L
Core Size
8-Bit
Speed
5MHz
Connectivity
SCI
Peripherals
LCD, PWM
Number Of I /o
84
Program Memory Size
60KB (60K x 8)
Program Memory Type
OTP
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 12x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6473837H
Manufacturer:
HIT
Quantity:
5 510
Part Number:
HD6473837H
Manufacturer:
ML
Quantity:
5 510
Part Number:
HD6473837H
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD6473837HV
Manufacturer:
ISC
Quantity:
4 500
Part Number:
HD6473837HV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6473837HV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
TCF Count Timing: TCF is incremented by each pulse of the input clock (internal or external
clock).
TMOFH and TMOFL Output Timing: The outputs at pins TMOFH and TMOFL are the values
set in bits TOLH and TOLL in TCRF. When a compare match occurs, the output value is inverted.
Figure 9.7 shows the output timing.
TCF Clear Timing: TCF can be cleared at compare match with OCRF.
Timer Overflow Flag (OVF) Set Timing: OVF is set to 1 when TCF overflows (goes from
H'FFFF to H'0000).
ø
TMIF
(when IEG3 = 1)
Count input
clock
TCF
OCRF
Compare match
signal
TMOFH, TMOFL
Internal clock
The settings of bits CKSH2 to CKSH0 or bits CKSL2 to CKSL0 in TCRF select one of four
internal clock signals divided from the system clock ( ), namely, /32, /16, /4, or /2.
External clock
External clock input is selected by clearing bit CKSL2 to 0 in TCRF. Either rising or falling
edges of the clock input can be counted. The edge of an external event is selected by bit IEG3
in the interrupt controller’s IEGR register. An external event pulse width of at least two system
clock ( ) cycles is necessary for correct operation of the counter.
Figure 9.7 TMOFH, TMOFL Output Timing
N
N
N + 1
N
N
N + 1
207

Related parts for HD6473837H