HD6473837H Renesas Electronics America, HD6473837H Datasheet - Page 237

IC H8 MCU OTP 60K 100QFP

HD6473837H

Manufacturer Part Number
HD6473837H
Description
IC H8 MCU OTP 60K 100QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Lr
Datasheet

Specifications of HD6473837H

Core Processor
H8/300L
Core Size
8-Bit
Speed
5MHz
Connectivity
SCI
Peripherals
LCD, PWM
Number Of I /o
84
Program Memory Size
60KB (60K x 8)
Program Memory Type
OTP
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 12x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6473837H
Manufacturer:
HIT
Quantity:
5 510
Part Number:
HD6473837H
Manufacturer:
ML
Quantity:
5 510
Part Number:
HD6473837H
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD6473837HV
Manufacturer:
ISC
Quantity:
4 500
Part Number:
HD6473837HV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6473837HV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
TCG Clear Timing: TCG can be cleared at the rising edge, falling edge, or both edges of the
external input capture signal. Figure 9.14 shows the timing for clearing at both edges.
Timer G Operation States: Table 9.16 summarizes the timer G operation states.
Table 9.16 Timer G Operation States
Operation Mode
TCG
ICRGF
ICRGR
TMG
Note: * In active mode and sleep mode, if
220
External input
capture signal
Internal input
capture signal F
Internal input
capture signal R
TCG
system clock and internal clock are not synchronized with each other, a synchronization
circuit is used. This may result in a count cycle error of up to 1/ (s). In subactive mode and
subsleep mode, if
any other internal clock is chosen, TCG and the noise canceller circuit will not run, and the
input capture function will not operate.
/
Input
capture
Interval
SUB
(
W
/2,
Reset
Reset
Reset
Reset
Reset
Reset
W
/4,
W
W
/8) TCG and the noise canceller circuit run on an internal clock of
/2 is selected as the TCG internal clock, regardless of the subclock
Active
Functions* Functions* Halted
Functions* Functions* Retained Functions/
Functions* Functions* Retained Functions/
Functions* Functions* Retained Functions/
Functions
N
Figure 9.14 TCG Clear Timing
Sleep
Retained
W
/2 is selected as the TCG internal clock, since the
Watch
Retained Functions
H'00
Sub-
active
Functions/
Halted*
Halted*
Halted*
Halted*
Sub-
sleep
Functions/
Halted*
Functions/
Halted*
Functions/
Halted*
Functions/
Halted*
Retained
N
Standby
Halted
Halted
Retained
Retained
Retained
H'00
W
/2. If

Related parts for HD6473837H