ATA5428-PLQW Atmel, ATA5428-PLQW Datasheet - Page 60

• Manufacturer Part Number: ATA5428-PLQW
• Description: IC TXRX WIDEBND 433/868MHZ 48QFN
• Manufacturer: Atmel

Specifications of ATA5428-PLQW

• Frequency: 433MHz, 868MHz
• Data Rate - Maximum: 20kbps
• Modulation Or Protocol: ASK, FSK
• Applications: Alarm and Security Systems, RKE
• Power - Output: 10dBm
• Sensitivity: -112.5dBm
• Voltage - Supply: 2.4 V ~ 3.6 V or 4.4 V ~ 6.6 V
• Current - Receiving: 10.5mA
• Current - Transmitting: 10mA
• Data Interface: PCB, Surface Mount
• Antenna Connector: PCB, Surface Mount
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-VQFN Exposed Pad, 48-HVQFN, 48-SQFN, 48-DHVQFN
• Operating Temperature (min): -40C
• Operating Temperature (max): 85C
• Operating Temperature Classification: Industrial
• Product Depth (mm): 7mm
• Product Height (mm): 0.9mm
• Product Length (mm): 7mm
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Memory Size: -
• Lead Free Status / Rohs Status: Compliant
• Other names: ATA5428-PLQHCT; ATA5428-PLQHCT; ATA5428-PLQWCT

Figure 9-9.
60
ATA5423/ATA5425/ATA5428/ATA5429
Demod_Out
Receiving Mode (TMODE = 0)
'0' '0' '0' '0' '0' '0' '0' '0' '0' '1'
Bit-check mode
If the TX/RX data buffer control logic detects the start bit, the data stream is written in the TX/RX
data buffer byte by byte. The start bit is part of the first data byte and must be different from the
bits of the preburst. If the preburst consists of a sequence of “00000...”, the start bit must be a
“1”. If the preburst consists of a sequence of “11111...”, the start bit must be a “0”.
If the data stream consists of more than 16 bytes, a buffer overflow occurs and the TX/RX data
buffer control logic overwrites the bytes already stored in the TX/RX data buffer. Therefore, it is
very important to ensure that the data is read in time so that no buffer overflow occurs (see
ure 8-1 on page
data buffer (see section
microcontroller, the counter is decremented; if a byte is received, the counter is incremented.
The counter value is available via the 4-wire serial interface.
An interrupt is issued if the counter (while counting up) reaches the value defined by the control
bits IR0 and IR1 in control register 1.
If the TX/RX data buffer control logic detects a bit error, an interrupt is issued and the transceiver
is set back to the start-up mode (see
Figure 9-10 on page
Bit error:
Note:
Writing the control register 1, 4, 5 or 6 during receiving mode resets the TX/RX data buffer con-
trol logic and the counter which indicates the number of received bytes. If the bits OPM0 and
OPM1 are still “1” after writing to a control register, the transceiver changes to the start-up mode
(start-up signal processing).
The byte consisting of the bit error will not be stored in the TX/RX data buffer. Thus, it is not avail-
able via the 4
a) t
b) Logical error (no edge detected in the bit center)
49). There is a counter that indicates the number of received bytes in the TX/RX
ee
< T
-
wire serial interface.
61).
Lim_min
'0'
“Transceiver Configuration” on page
'1'
'0' '0' '0' '0'
1
1
or T
1
0
1
1
1
0
Lim_max
0
0
0
0
Figure 9-1 on page
1
0
'0' '1' '1' '1' '1' '0' '0' '1' '1' '0' '1' '0' '1' '1' '0' '0'
Receiving mode
1
0
< t
Byte 16, Byte 32, ...
Byte 15, Byte 31, ...
Byte 14, Byte 30, ...
Byte 13, Byte 29, ...
Byte 12, Byte 28, ...
Byte 11, Byte 27, ...
Byte 10, Byte 26, ...
Byte 9, Byte 25, ...
Byte 8, Byte 24, ...
Byte 7, Byte 23, ...
Byte 6, Byte 22, ...
Byte 5, Byte 21, ...
Byte 4, Byte 20, ...
Byte 3, Byte 19, ...
Byte 2, Byte 18, ...
Byte 1, Byte 17, ...
ee
< T
Lim_min_2T
54,
or t
Figure 9-2 on page 55
ee
49). If a byte is transferred to the
> T
Lim_max_2T
4841D–WIRE–10/07
and
Fig-