HPIXF1104BE.B1-994579 Cortina Systems Inc, HPIXF1104BE.B1-994579 Datasheet - Page 5

• Manufacturer Part Number: HPIXF1104BE.B1-994579
• Description: IC ETH MAC SPI3 4PORT 552-BGA
• Manufacturer: Cortina Systems Inc

Specifications of HPIXF1104BE.B1-994579

• Controller Type: Ethernet Controller, MAC
• Interface: SPI-3
• Voltage - Supply: 1.2V, 2.5V, 3.3V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 575-BCBGA Exposed Pad (552 Bumps)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Current - Supply: -
• Other names: 1008-1020

IXF1104 MAC
Datasheet
278757, Revision 13.2
17 September 2008
Cortina Systems
Page #
page 173
page 174
page 175
page 175
page 176
page 177
page 178
page 179
page 202
page 203
page 205
page 211
page 216
229
Page #
All
All
All
1
21
23/37
®
Description
Modified
register default value].
Modified
register default value].
Modified
register” and register default value].
Modified
register” and register default value].
Modified
descriptions of register” and register default value].
Modified
sentence descriptions of register” and register default value].
Modified
of register” and register default value].
Modified
descriptions of register” and register default value].
Modified
to external device”].
Modified
“0” to “1” and changed default value for entire register from “0x0020000F” to “0x00200000”].
Modified
“0x1”].
Modified
“0xF” to “0x1”].
Added
Added
Description
Globally replaced GBIC with Optical Module Interface.
Globally edited signal names.
Globally changed SerDes and PLL analog power ball names as follows:
TXAVTT and RXAVTT changed to AVDD1P8_2
TXAV25 and RXAV25 changed to AVDD2P5_2
PLL1_VDDA and PLL2_VDDA changed to AVDD1P8_1
PLL3_VDDA changed to AVDD2P5_1
PLL1_GNDA, PLL2_GNDA, and PLL3_GNDA changed to GND
Reworded and rearranged the Product Features section on page one
Changed Jumbo frame support from “10 kbytes” to “9.6 KB”.
Changed heading to
Reversed sections as follows:
Section 3.0, “Ball Assignments and Ball List Tables”
Section 4.0, “Ball Assignments and Signal Descriptions”
IXF1104 4-Port Gigabit Ethernet Media Access Controller
Figure 57, FC-PBGA Package Diagram (Top and Side View), on page
Section 9.4, “RoHS Compliance” on page
Table 100, Auto-Negotiation Expansion ($ Port Index + 0x66)
Table 142, MDIO Single Read and Write Data ($0x681)
Table 94, PHY Control ($ Port Index + 0x60)
Table 95, PHY Status ($ Port Index + 0x61)
Table 96, PHY Identification 1 ($ Port Index + 0x62)
Table 97, PHY Identification 2 ($ Port Index + 0x63)
Table 98, Auto-Negotiation Advertisement ($ Port Index + 0x64)
Table 99, Auto-Negotiation Link Partner Base Page Ability ($ Port Index + 0x65)
Table 101, Auto-Negotiation Next Page Transmit ($ Port Index + 0x67)
Table 145, SPI3 Transmit and Global Configuration ($0x700)
Table 146, SPI3 Receive Configuration ($0x701)
Table 153, Optical Module Control Ports 0 - 3 ($0x79A)
Revision Date: August 1, 2005 (Sheet 2 of 2)
Section 2.0, “General Description”
Revision Date: March 24, 2004
Revision Number: 008
Revision Number: 007
(Sheet 1 of 5)
229.
[added “Need one-sentence descriptions of register” and
[added “Need one-sentence descriptions of register” and
[was Section 2.0, “Block Diagram”].
[changed default value for bits 11:8 from “0xF” to
[added “Need one-sentence descriptions of
[added “Need one-sentence descriptions of
[changed MDIO write data to “MDIO write data
[changed default value for bits 16:13 from
[added “Need one-sentence descriptions
[changed default value for bits 3:0 from
[added “Need one-sentence
216.
[added “Need one-sentence
[added “Need one-
Page 5