HPIXF1104BE.B1-994579 Cortina Systems Inc, HPIXF1104BE.B1-994579 Datasheet - Page 89

no-image

HPIXF1104BE.B1-994579

Manufacturer Part Number
HPIXF1104BE.B1-994579
Description
IC ETH MAC SPI3 4PORT 552-BGA
Manufacturer
Cortina Systems Inc

Specifications of HPIXF1104BE.B1-994579

Controller Type
Ethernet Controller, MAC
Interface
SPI-3
Voltage - Supply
1.2V, 2.5V, 3.3V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
575-BCBGA Exposed Pad (552 Bumps)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Other names
1008-1020

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HPIXF1104BE.B1-994579
Manufacturer:
Cortina Systems Inc
Quantity:
135
Part Number:
HPIXF1104BE.B1-994579
Manufacturer:
National
Quantity:
48
Part Number:
HPIXF1104BE.B1-994579
Manufacturer:
Cortina Systems Inc
Quantity:
10 000
IXF1104 MAC
Datasheet
278757, Revision 13.2
17 September 2008
5.3
Note:
Note:
Cortina Systems
This function is enabled by writing the appropriate data to the
Strip Enable ($0x5B3)
A standard 1518-byte Ethernet packet occupies 379 long words (four bytes) with two
additional bytes left over (1518/4 = 379.5). To eliminate the memory-management problems
for a network processor or switch fabric, the two remaining bytes are dealt with by the
addition of two bytes to the start of a packet. This results in a standard 1518-byte Ethernet
packet received by the IXF1104 MAC being forwarded to the higher-layer device as a 380-
long-word packet. The upper-layer device is responsible for stripping the additional two
bytes.
This feature was added to the IXF1104 MAC to assist in the design of higher-layer memory
management. The addition of the two extra bytes is not the default operation of the IXF1104
MAC and must be enabled by the user. The default operation of the IXF1104 MAC SPI3
receive interface forwards data exactly as it is received by the IXF1104 MAC line interface.
Gigabit Media Independent Interface (GMII)
The IXF1104 MAC supports a subset of the GMII interface standard as defined in IEEE
802.3 2000 Edition for 1 Gbps operation only. This subset is limited to operation at 1000
Mbps full-duplex.
The GMII Interface operates as a source synchronous interface only and does not accept a
TXC clock provided by a PHY device when operating at 10/100 Mbps speeds.
The RGMII interface must be used for applications that require 10/100/1000 Mbps
operation.
The IXF1104 MAC does NOT support 10/100 Mbps copper PHY devices that are
implemented using the MII Interface.
MII operation is not supported by the IXF1104 MAC.
The user can select GMII, RGMII, or Optical Module/SerDes functionality on a per-port
basis. This mode of operation is controlled through a configuration register.
While IEEE 802.3 specifies 3.3 V operation of GMII devices, most PHYs use 2.5 V
signaling. The IXF1104 MAC provides a 2.5 V drive and is 3.3 V-tolerant on inputs.
®
IXF1104 4-Port Gigabit Ethernet Media Access Controller
for each port.
RX FIFO Padding and CRC
Page 89

Related parts for HPIXF1104BE.B1-994579