LFXP2-30E-5FN484C Lattice, LFXP2-30E-5FN484C Datasheet - Page 240

FPGA - Field Programmable Gate Array 30KLUTs 363 I/O Inst -on DSP 1.2V -5 Spd

LFXP2-30E-5FN484C

Manufacturer Part Number
LFXP2-30E-5FN484C
Description
FPGA - Field Programmable Gate Array 30KLUTs 363 I/O Inst -on DSP 1.2V -5 Spd
Manufacturer
Lattice

Specifications of LFXP2-30E-5FN484C

Number Of Macrocells
29000
Number Of Programmable I/os
363
Data Ram Size
396288
Supply Voltage (max)
1.26 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Supply Voltage (min)
1.14 V
Package / Case
FPBGA-484
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LFXP2-30E-5FN484C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Company:
Part Number:
LFXP2-30E-5FN484C
Quantity:
5
Lattice Semiconductor
Configuration Tab
The Configuration Tab lists all user-accessible attributes with default values set. Upon completion, click Generate
to generate source and constraint files. The user may choose to use the .lpc file to load parameters.
Figure 11-44. Configuration Tab for DDR_Generic
The user can change the Mode parameter to choose either Input, Output, Bidirection or Tristate DDR module. The
other configuration parameters will change according to the mode selected. The Delay parameter is only available
for Input and Bidirectional modes. Similarly the Multiplier for Fixed Delay parameter is only available when the
Delay parameter is configured to Fixed.
Table 11-12. User Parameters in the IPexpress GUI
DDR_MEM
Figure 11-45 shows the main window when DDR_MEM is selected. Similar to the DDR_Generic, the only entry
required here is the module name. Other entries are set to the project settings. The user may change these entries
Mode
Data Width
Gearing Ratio
Delay
Multiplier for Fixed Delay
Use Single Clk for 1x
1. Only 1x available when Mode is Bidirection or Tristate.
User Parameters
Mode selection for the DDR block.
Width of the data bus.
Gearing ratio selection.
Input delay configuration
Fixed delay setting. Available only when delay is
configured as fixed.
Allows for the selection of a single clock for the
gearing logic.
Description
11-36
LatticeXP2 High-Speed I/O Interface
Bidirectional, Tristate
Dynamic, Fixed,
Values/Range
Input, Output,
Fixed XGMII
1x, 2x
On/Off
1-64
0-15
1
Dynamic
Default
Input
Off
1x
8
0

Related parts for LFXP2-30E-5FN484C