LFXP2-30E-5FN484C Lattice, LFXP2-30E-5FN484C Datasheet - Page 8
![FPGA - Field Programmable Gate Array 30KLUTs 363 I/O Inst -on DSP 1.2V -5 Spd](/photos/16/15/161505/landingpagelatticexp2_sml.jpg)
LFXP2-30E-5FN484C
Manufacturer Part Number
LFXP2-30E-5FN484C
Description
FPGA - Field Programmable Gate Array 30KLUTs 363 I/O Inst -on DSP 1.2V -5 Spd
Manufacturer
Lattice
Specifications of LFXP2-30E-5FN484C
Number Of Macrocells
29000
Number Of Programmable I/os
363
Data Ram Size
396288
Supply Voltage (max)
1.26 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Supply Voltage (min)
1.14 V
Package / Case
FPBGA-484
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP2-30E-5FN484C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 8 of 341
- Download datasheet (10Mb)
Lattice Semiconductor
Power Estimation and Management for LatticeXP2 Devices
LatticeXP2 sysDSP Usage Guide
LatticeXP2 sysCONFIG Usage Guide
Introduction ...................................................................................................................................................... 12-1
Power Supply Sequencing and Hot Socketing................................................................................................. 12-1
Power Calculator Hardware Assumptions........................................................................................................ 12-1
Power Calculation Equations ........................................................................................................................... 12-1
Using the Power Calculator.............................................................................................................................. 12-3
Activity Factor and Toggle Rate ..................................................................................................................... 12-13
Ambient and Junction Temperatures and Airflow .......................................................................................... 12-14
Managing Power Consumption ...................................................................................................................... 12-14
Power Calculator Assumptions ...................................................................................................................... 12-15
Technical Support Assistance........................................................................................................................ 12-15
Revision History ............................................................................................................................................. 12-15
Introduction ...................................................................................................................................................... 13-1
sysDSP Block Hardware .................................................................................................................................. 13-1
sysDSP Block Software ................................................................................................................................... 13-2
Targeting the sysDSP Block by Inference........................................................................................................ 13-9
sysDSP Blocks in the Report File .................................................................................................................. 13-11
Targeting the sysDSP Block Using Simulink.................................................................................................. 13-13
Targeting the sysDSP Block by Instantiating Primitives................................................................................. 13-14
sysDSP Block Control Signal and Data Signal Descriptions.......................................................................... 13-14
Technical Support Assistance........................................................................................................................ 13-14
Revision History ............................................................................................................................................. 13-15
Appendix A. DSP Block Primitives ................................................................................................................. 13-16
Introduction ...................................................................................................................................................... 14-1
Programming Overview.................................................................................................................................... 14-1
Configuration Pins............................................................................................................................................ 14-2
Programming Sequence .................................................................................................................................. 14-7
Recommended Power-up Sequence ...................................................................................................... 12-1
Power Calculations ................................................................................................................................. 12-2
Starting the Power Calculator ................................................................................................................. 12-3
Creating a Power Calculator Project ....................................................................................................... 12-4
Power Calculator Main Window .............................................................................................................. 12-5
Power Calculator Wizard......................................................................................................................... 12-7
Creating a New Project Without the NCD File ...................................................................................... 12-10
Creating a New Project with the NCD File ............................................................................................ 12-10
Opening an Existing Project.................................................................................................................. 12-12
Importing a Simulation File (VCD)......................................................................................................... 12-12
Importing a Trace Report File (TWR).................................................................................................... 12-13
Overview ................................................................................................................................................. 13-2
Targeting sysDSP Block Using IPexpress .............................................................................................. 13-2
MAP Report File.................................................................................................................................... 13-11
Post PAR Report File ............................................................................................................................ 13-12
Simulink Overview................................................................................................................................. 13-13
MULT18X18B........................................................................................................................................ 13-16
MULT18X18ADDSUBB......................................................................................................................... 13-16
MULT18X18ADDSUBSUMB................................................................................................................. 13-17
MULT18X18MACB................................................................................................................................ 13-19
MULT36X36B........................................................................................................................................ 13-20
MULT9X9B............................................................................................................................................ 13-21
MULT9X9ADDSUBB............................................................................................................................. 13-21
MULT9X9ADDSUBSUMB..................................................................................................................... 13-22
sysCONFIG Pins..................................................................................................................................... 14-3
7
LatticeXP2 Family Handbook
Table of Contents
Related parts for LFXP2-30E-5FN484C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFXP2-30E-6FTN256I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP2 Family 29000 Cells Flash Technology 1.2V 256-Pin FTBGA
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP2-30E-6FTN256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 30KLUTS 201I/O 256FTBGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-5FTN256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 30KLUTS 201I/O 256FTBGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-6FN484C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 30KLUTS 363I/O 484FPBGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-5FN484I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 30KLUTS 363I/O 484FPBGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-6FN672C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 30KLUTS 472I/O 672FPBGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-5FN672I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC DSP 30KLUTS 472I/O 672FPBGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-5FT256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 30KLUTS 201I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-5FTN256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 30KLUTS 201I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-5F672C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 30KLUTS 472I/O 672-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-5FN672C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 30KLUTS 472I/O 672-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-5FT256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 30KLUTS 201I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-6FT256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 30KLUTS 201I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-7FTN256C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 30KLUTS 201I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP2-30E-5F672I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 30KLUTS 472I/O 672-BGA
Manufacturer:
Lattice
Datasheet: